mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 18:56:44 +07:00
0b25e25bef
The different Tegra chips may have different CPU idle states and data. Individual CPU idle driver make it more easy to maintain. Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
40 lines
1.5 KiB
Makefile
40 lines
1.5 KiB
Makefile
obj-y += common.o
|
|
obj-y += io.o
|
|
obj-y += irq.o
|
|
obj-y += clock.o
|
|
obj-y += timer.o
|
|
obj-y += fuse.o
|
|
obj-y += pmc.o
|
|
obj-y += flowctrl.o
|
|
obj-y += powergate.o
|
|
obj-y += apbio.o
|
|
obj-$(CONFIG_CPU_IDLE) += cpuidle.o
|
|
obj-$(CONFIG_CPU_IDLE) += sleep.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20_clocks.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20_clocks_data.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20_speedo.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra2_emc.o
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += sleep-tegra20.o
|
|
ifeq ($(CONFIG_CPU_IDLE),y)
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += cpuidle-tegra20.o
|
|
endif
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30_clocks.o
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30_clocks_data.o
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30_speedo.o
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += sleep-tegra30.o
|
|
ifeq ($(CONFIG_CPU_IDLE),y)
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += cpuidle-tegra30.o
|
|
endif
|
|
obj-$(CONFIG_SMP) += platsmp.o headsmp.o
|
|
obj-$(CONFIG_SMP) += reset.o
|
|
obj-$(CONFIG_HOTPLUG_CPU) += hotplug.o
|
|
obj-$(CONFIG_CPU_FREQ) += cpu-tegra.o
|
|
obj-$(CONFIG_TEGRA_PCI) += pcie.o
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += board-dt-tegra20.o
|
|
obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += board-dt-tegra30.o
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += board-harmony-pcie.o
|
|
|
|
obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += board-paz00.o
|