mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 06:35:12 +07:00
926a01dc00
This patch implements QP operations for hip08 RoCE driver and fixes some checkpatch warning about print message in QP function. The QP operations includes create QP, query QP, modify QP and destroy QP. Signed-off-by: Lijun Ou <oulijun@huawei.com> Signed-off-by: Shaobo Xu <xushaobo2@huawei.com> Signed-off-by: Wei Hu (Xavier) <xavier.huwei@huawei.com> Signed-off-by: Doug Ledford <dledford@redhat.com>
121 lines
3.9 KiB
C
121 lines
3.9 KiB
C
/*
|
|
* Copyright (c) 2016 Hisilicon Limited.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*/
|
|
|
|
#ifndef _HNS_ROCE_CMD_H
|
|
#define _HNS_ROCE_CMD_H
|
|
|
|
#define HNS_ROCE_MAILBOX_SIZE 4096
|
|
#define HNS_ROCE_CMD_TIMEOUT_MSECS 10000
|
|
|
|
enum {
|
|
/* QPC BT commands */
|
|
HNS_ROCE_CMD_WRITE_QPC_BT0 = 0x0,
|
|
HNS_ROCE_CMD_WRITE_QPC_BT1 = 0x1,
|
|
HNS_ROCE_CMD_WRITE_QPC_BT2 = 0x2,
|
|
HNS_ROCE_CMD_READ_QPC_BT0 = 0x4,
|
|
HNS_ROCE_CMD_READ_QPC_BT1 = 0x5,
|
|
HNS_ROCE_CMD_READ_QPC_BT2 = 0x6,
|
|
HNS_ROCE_CMD_DESTROY_QPC_BT0 = 0x8,
|
|
HNS_ROCE_CMD_DESTROY_QPC_BT1 = 0x9,
|
|
HNS_ROCE_CMD_DESTROY_QPC_BT2 = 0xa,
|
|
|
|
/* QPC operation */
|
|
HNS_ROCE_CMD_MODIFY_QPC = 0x41,
|
|
HNS_ROCE_CMD_QUERY_QPC = 0x42,
|
|
|
|
/* CQC BT commands */
|
|
HNS_ROCE_CMD_WRITE_CQC_BT0 = 0x10,
|
|
HNS_ROCE_CMD_WRITE_CQC_BT1 = 0x11,
|
|
HNS_ROCE_CMD_WRITE_CQC_BT2 = 0x12,
|
|
HNS_ROCE_CMD_READ_CQC_BT0 = 0x14,
|
|
HNS_ROCE_CMD_READ_CQC_BT1 = 0x15,
|
|
HNS_ROCE_CMD_READ_CQC_BT2 = 0x1b,
|
|
HNS_ROCE_CMD_DESTROY_CQC_BT0 = 0x18,
|
|
HNS_ROCE_CMD_DESTROY_CQC_BT1 = 0x19,
|
|
HNS_ROCE_CMD_DESTROY_CQC_BT2 = 0x1a,
|
|
|
|
/* MPT BT commands */
|
|
HNS_ROCE_CMD_WRITE_MPT_BT0 = 0x20,
|
|
HNS_ROCE_CMD_WRITE_MPT_BT1 = 0x21,
|
|
HNS_ROCE_CMD_WRITE_MPT_BT2 = 0x22,
|
|
HNS_ROCE_CMD_READ_MPT_BT0 = 0x24,
|
|
HNS_ROCE_CMD_READ_MPT_BT1 = 0x25,
|
|
HNS_ROCE_CMD_READ_MPT_BT2 = 0x26,
|
|
HNS_ROCE_CMD_DESTROY_MPT_BT0 = 0x28,
|
|
HNS_ROCE_CMD_DESTROY_MPT_BT1 = 0x29,
|
|
HNS_ROCE_CMD_DESTROY_MPT_BT2 = 0x2a,
|
|
|
|
/* SRQC BT commands */
|
|
HNS_ROCE_CMD_WRITE_SRQC_BT0 = 0x30,
|
|
HNS_ROCE_CMD_WRITE_SRQC_BT1 = 0x31,
|
|
HNS_ROCE_CMD_WRITE_SRQC_BT2 = 0x32,
|
|
HNS_ROCE_CMD_READ_SRQC_BT0 = 0x34,
|
|
HNS_ROCE_CMD_READ_SRQC_BT1 = 0x35,
|
|
HNS_ROCE_CMD_READ_SRQC_BT2 = 0x36,
|
|
HNS_ROCE_CMD_DESTROY_SRQC_BT0 = 0x38,
|
|
HNS_ROCE_CMD_DESTROY_SRQC_BT1 = 0x39,
|
|
HNS_ROCE_CMD_DESTROY_SRQC_BT2 = 0x3a,
|
|
};
|
|
|
|
enum {
|
|
/* TPT commands */
|
|
HNS_ROCE_CMD_SW2HW_MPT = 0xd,
|
|
HNS_ROCE_CMD_HW2SW_MPT = 0xf,
|
|
|
|
/* CQ commands */
|
|
HNS_ROCE_CMD_SW2HW_CQ = 0x16,
|
|
HNS_ROCE_CMD_HW2SW_CQ = 0x17,
|
|
|
|
/* QP/EE commands */
|
|
HNS_ROCE_CMD_RST2INIT_QP = 0x19,
|
|
HNS_ROCE_CMD_INIT2RTR_QP = 0x1a,
|
|
HNS_ROCE_CMD_RTR2RTS_QP = 0x1b,
|
|
HNS_ROCE_CMD_RTS2RTS_QP = 0x1c,
|
|
HNS_ROCE_CMD_2ERR_QP = 0x1e,
|
|
HNS_ROCE_CMD_RTS2SQD_QP = 0x1f,
|
|
HNS_ROCE_CMD_SQD2SQD_QP = 0x38,
|
|
HNS_ROCE_CMD_SQD2RTS_QP = 0x20,
|
|
HNS_ROCE_CMD_2RST_QP = 0x21,
|
|
HNS_ROCE_CMD_QUERY_QP = 0x22,
|
|
};
|
|
|
|
int hns_roce_cmd_mbox(struct hns_roce_dev *hr_dev, u64 in_param, u64 out_param,
|
|
unsigned long in_modifier, u8 op_modifier, u16 op,
|
|
unsigned long timeout);
|
|
|
|
struct hns_roce_cmd_mailbox
|
|
*hns_roce_alloc_cmd_mailbox(struct hns_roce_dev *hr_dev);
|
|
void hns_roce_free_cmd_mailbox(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_cmd_mailbox *mailbox);
|
|
|
|
#endif /* _HNS_ROCE_CMD_H */
|