mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 08:05:04 +07:00
e8c331e963
Some ACPI related PCI hotplug code can be shared among PCI hotplug drivers. This patch introduces the following functions in drivers/pci/hotplug/acpi_pcihp.c to share the code, and changes acpiphp and pciehp to use them. - int acpi_pci_detect_ejectable(struct pci_bus *pbus) This checks if the specified PCI bus has ejectable slots. - int acpi_pci_check_ejectable(struct pci_bus *pbus, acpi_handle handle) This checks if the specified handle is ejectable ACPI PCI slot. The 'pbus' parameter is needed to check if 'handle' is PCI related ACPI object. This patch also introduces the following inline function in include/linux/pci-acpi.h, which is useful to get ACPI handle of the PCI bridge from struct pci_bus of the bridge's secondary bus. - static inline acpi_handle acpi_pci_get_bridge_handle(struct pci_bus *pbus) This returns ACPI handle of the PCI bridge which generates PCI bus specified by 'pbus'. Signed-off-by: Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com> Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
84 lines
2.2 KiB
C
84 lines
2.2 KiB
C
/*
|
|
* File pci-acpi.h
|
|
*
|
|
* Copyright (C) 2004 Intel
|
|
* Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
|
|
*/
|
|
|
|
#ifndef _PCI_ACPI_H_
|
|
#define _PCI_ACPI_H_
|
|
|
|
#include <linux/acpi.h>
|
|
|
|
#define OSC_QUERY_TYPE 0
|
|
#define OSC_SUPPORT_TYPE 1
|
|
#define OSC_CONTROL_TYPE 2
|
|
#define OSC_SUPPORT_MASKS 0x1f
|
|
|
|
/*
|
|
* _OSC DW0 Definition
|
|
*/
|
|
#define OSC_QUERY_ENABLE 1
|
|
#define OSC_REQUEST_ERROR 2
|
|
#define OSC_INVALID_UUID_ERROR 4
|
|
#define OSC_INVALID_REVISION_ERROR 8
|
|
#define OSC_CAPABILITIES_MASK_ERROR 16
|
|
|
|
/*
|
|
* _OSC DW1 Definition (OS Support Fields)
|
|
*/
|
|
#define OSC_EXT_PCI_CONFIG_SUPPORT 1
|
|
#define OSC_ACTIVE_STATE_PWR_SUPPORT 2
|
|
#define OSC_CLOCK_PWR_CAPABILITY_SUPPORT 4
|
|
#define OSC_PCI_SEGMENT_GROUPS_SUPPORT 8
|
|
#define OSC_MSI_SUPPORT 16
|
|
|
|
/*
|
|
* _OSC DW1 Definition (OS Control Fields)
|
|
*/
|
|
#define OSC_PCI_EXPRESS_NATIVE_HP_CONTROL 1
|
|
#define OSC_SHPC_NATIVE_HP_CONTROL 2
|
|
#define OSC_PCI_EXPRESS_PME_CONTROL 4
|
|
#define OSC_PCI_EXPRESS_AER_CONTROL 8
|
|
#define OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL 16
|
|
|
|
#define OSC_CONTROL_MASKS (OSC_PCI_EXPRESS_NATIVE_HP_CONTROL | \
|
|
OSC_SHPC_NATIVE_HP_CONTROL | \
|
|
OSC_PCI_EXPRESS_PME_CONTROL | \
|
|
OSC_PCI_EXPRESS_AER_CONTROL | \
|
|
OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL)
|
|
|
|
#ifdef CONFIG_ACPI
|
|
extern acpi_status pci_osc_control_set(acpi_handle handle, u32 flags);
|
|
int pci_acpi_osc_support(acpi_handle handle, u32 flags);
|
|
static inline acpi_handle acpi_find_root_bridge_handle(struct pci_dev *pdev)
|
|
{
|
|
/* Find root host bridge */
|
|
while (pdev->bus->self)
|
|
pdev = pdev->bus->self;
|
|
|
|
return acpi_get_pci_rootbridge_handle(pci_domain_nr(pdev->bus),
|
|
pdev->bus->number);
|
|
}
|
|
|
|
static inline acpi_handle acpi_pci_get_bridge_handle(struct pci_bus *pbus)
|
|
{
|
|
int seg = pci_domain_nr(pbus), busnr = pbus->number;
|
|
struct pci_dev *bridge = pbus->self;
|
|
if (bridge)
|
|
return DEVICE_ACPI_HANDLE(&(bridge->dev));
|
|
return acpi_get_pci_rootbridge_handle(seg, busnr);
|
|
}
|
|
#else
|
|
#if !defined(AE_ERROR)
|
|
typedef u32 acpi_status;
|
|
#define AE_ERROR (acpi_status) (0x0001)
|
|
#endif
|
|
static inline acpi_status pci_osc_control_set(acpi_handle handle, u32 flags)
|
|
{return AE_ERROR;}
|
|
static inline acpi_handle acpi_find_root_bridge_handle(struct pci_dev *pdev)
|
|
{ return NULL; }
|
|
#endif
|
|
|
|
#endif /* _PCI_ACPI_H_ */
|