mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
d9c033a134
Document the reset lines holding the watchdog core in reset. Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de> Cc: Rob Herring <robh+dt@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: linux-watchdog@vger.kernel.org Cc: devicetree@vger.kernel.org Acked-by: Rob Herring <robh@kernel.org> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
25 lines
621 B
Plaintext
25 lines
621 B
Plaintext
Synopsys Designware Watchdog Timer
|
|
|
|
Required Properties:
|
|
|
|
- compatible : Should contain "snps,dw-wdt"
|
|
- reg : Base address and size of the watchdog timer registers.
|
|
- clocks : phandle + clock-specifier for the clock that drives the
|
|
watchdog timer.
|
|
|
|
Optional Properties:
|
|
|
|
- interrupts : The interrupt used for the watchdog timeout warning.
|
|
- resets : phandle pointing to the system reset controller with
|
|
line index for the watchdog.
|
|
|
|
Example:
|
|
|
|
watchdog0: wd@ffd02000 {
|
|
compatible = "snps,dw-wdt";
|
|
reg = <0xffd02000 0x1000>;
|
|
interrupts = <0 171 4>;
|
|
clocks = <&per_base_clk>;
|
|
resets = <&rst WDT0_RESET>;
|
|
};
|