mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 09:42:17 +07:00
b959b97860
On A20R machines the interrupt pending bits in cause register need to be updated by requesting the chipset to do it. This needs to be done to find the interrupt cause and after interrupt service. In commit |
||
---|---|---|
.. | ||
a20r.c | ||
eisa.c | ||
irq.c | ||
Makefile | ||
pcimt.c | ||
pcit.c | ||
Platform | ||
reset.c | ||
rm200.c | ||
setup.c | ||
time.c |