mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-29 20:46:41 +07:00
b22c3d8275
There is a design issue related to PCIe AER and _OSC that the BIOS may be asked to grant control of the AER service even if some Hardware Error Source Table (HEST) entries contain information meaning that the BIOS really should control it. Namely, pcie_port_acpi_setup() calls pcie_aer_get_firmware_first() that determines whether or not the AER service should be controlled by the BIOS on the basis of the HEST information for the given PCIe port. The BIOS is asked to grant control of the AER service for a PCIe Root Complex if pcie_aer_get_firmware_first() returns 'false' for at least one root port in that complex, even if all of the other root ports' HEST entries have the FIRMWARE_FIRST flag set (and none of them has the GLOBAL flag set). However, if the AER service is controlled by the kernel, that may interfere with the BIOS' handling of the error sources having the FIRMWARE_FIRST flag. Moreover, there may be PCIe endpoints that have the FIRMWARE_FIRST flag set in HEST and are attached to the root ports in question, in which case it also may be unsafe to ask the BIOS for control of the AER service. For this reason, introduce a function checking if there's at least one PCIe-related HEST entry with the FIRMWARE_FIRST flag set and disable the native AER service altogether if this function returns 'true'. Signed-off-by: Rafael J. Wysocki <rjw@sisk.pl> Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
131 lines
2.9 KiB
C
131 lines
2.9 KiB
C
/*
|
|
* Access ACPI _OSC method
|
|
*
|
|
* Copyright (C) 2006 Intel Corp.
|
|
* Tom Long Nguyen (tom.l.nguyen@intel.com)
|
|
* Zhang Yanmin (yanmin.zhang@intel.com)
|
|
*
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/pm.h>
|
|
#include <linux/suspend.h>
|
|
#include <linux/acpi.h>
|
|
#include <linux/pci-acpi.h>
|
|
#include <linux/delay.h>
|
|
#include <acpi/apei.h>
|
|
#include "aerdrv.h"
|
|
|
|
#ifdef CONFIG_ACPI_APEI
|
|
static inline int hest_match_pci(struct acpi_hest_aer_common *p,
|
|
struct pci_dev *pci)
|
|
{
|
|
return (0 == pci_domain_nr(pci->bus) &&
|
|
p->bus == pci->bus->number &&
|
|
p->device == PCI_SLOT(pci->devfn) &&
|
|
p->function == PCI_FUNC(pci->devfn));
|
|
}
|
|
|
|
struct aer_hest_parse_info {
|
|
struct pci_dev *pci_dev;
|
|
int firmware_first;
|
|
};
|
|
|
|
static int aer_hest_parse(struct acpi_hest_header *hest_hdr, void *data)
|
|
{
|
|
struct aer_hest_parse_info *info = data;
|
|
struct acpi_hest_aer_common *p;
|
|
u8 pcie_type = 0;
|
|
u8 bridge = 0;
|
|
int ff = 0;
|
|
|
|
switch (hest_hdr->type) {
|
|
case ACPI_HEST_TYPE_AER_ROOT_PORT:
|
|
pcie_type = PCI_EXP_TYPE_ROOT_PORT;
|
|
break;
|
|
case ACPI_HEST_TYPE_AER_ENDPOINT:
|
|
pcie_type = PCI_EXP_TYPE_ENDPOINT;
|
|
break;
|
|
case ACPI_HEST_TYPE_AER_BRIDGE:
|
|
if ((info->pci_dev->class >> 16) == PCI_BASE_CLASS_BRIDGE)
|
|
bridge = 1;
|
|
break;
|
|
default:
|
|
return 0;
|
|
}
|
|
|
|
p = (struct acpi_hest_aer_common *)(hest_hdr + 1);
|
|
if (p->flags & ACPI_HEST_GLOBAL) {
|
|
if ((info->pci_dev->is_pcie &&
|
|
info->pci_dev->pcie_type == pcie_type) || bridge)
|
|
ff = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
} else
|
|
if (hest_match_pci(p, info->pci_dev))
|
|
ff = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
info->firmware_first = ff;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void aer_set_firmware_first(struct pci_dev *pci_dev)
|
|
{
|
|
int rc;
|
|
struct aer_hest_parse_info info = {
|
|
.pci_dev = pci_dev,
|
|
.firmware_first = 0,
|
|
};
|
|
|
|
rc = apei_hest_parse(aer_hest_parse, &info);
|
|
|
|
if (rc)
|
|
pci_dev->__aer_firmware_first = 0;
|
|
else
|
|
pci_dev->__aer_firmware_first = info.firmware_first;
|
|
pci_dev->__aer_firmware_first_valid = 1;
|
|
}
|
|
|
|
int pcie_aer_get_firmware_first(struct pci_dev *dev)
|
|
{
|
|
if (!dev->__aer_firmware_first_valid)
|
|
aer_set_firmware_first(dev);
|
|
return dev->__aer_firmware_first;
|
|
}
|
|
|
|
static bool aer_firmware_first;
|
|
|
|
static int aer_hest_parse_aff(struct acpi_hest_header *hest_hdr, void *data)
|
|
{
|
|
struct acpi_hest_aer_common *p;
|
|
|
|
if (aer_firmware_first)
|
|
return 0;
|
|
|
|
switch (hest_hdr->type) {
|
|
case ACPI_HEST_TYPE_AER_ROOT_PORT:
|
|
case ACPI_HEST_TYPE_AER_ENDPOINT:
|
|
case ACPI_HEST_TYPE_AER_BRIDGE:
|
|
p = (struct acpi_hest_aer_common *)(hest_hdr + 1);
|
|
aer_firmware_first = !!(p->flags & ACPI_HEST_FIRMWARE_FIRST);
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* aer_acpi_firmware_first - Check if APEI should control AER.
|
|
*/
|
|
bool aer_acpi_firmware_first(void)
|
|
{
|
|
static bool parsed = false;
|
|
|
|
if (!parsed) {
|
|
apei_hest_parse(aer_hest_parse_aff, NULL);
|
|
parsed = true;
|
|
}
|
|
return aer_firmware_first;
|
|
}
|
|
#endif
|