mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-20 10:50:01 +07:00
c91e02bd97
Use perf framework to manage hardware instruction and data breakpoints. Add two new ptrace calls: PTRACE_GETHBPREGS and PTRACE_SETHBPREGS to query and set instruction and data breakpoints. Address bit 0 choose instruction (0) or data (1) break register, bits 31..1 are the register number. Both calls transfer two 32-bit words: address (0) and control (1). Instruction breakpoint contorl word is 0 to clear breakpoint, 1 to set. Data breakpoint control word bit 31 is 'trigger on store', bit 30 is 'trigger on load, bits 29..0 are length. Length 0 is used to clear a breakpoint. To set a breakpoint length must be a power of 2 in the range 1..64 and the address must be length-aligned. Introduce new thread_info flag: TIF_DB_DISABLED. Set it if debug exception is raised by the kernel code accessing watched userspace address and disable corresponding data breakpoint. On exit to userspace check that flag and, if set, restore all data breakpoints. Handle debug exceptions raised with PS.EXCM set. This may happen when window overflow/underflow handler or fast exception handler hits data breakpoint, in which case save and disable all data breakpoints, single-step faulting instruction and restore data breakpoints. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
86 lines
1.9 KiB
C
86 lines
1.9 KiB
C
/*
|
|
* arch/xtensa/include/asm/traps.h
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2012 Tensilica Inc.
|
|
*/
|
|
#ifndef _XTENSA_TRAPS_H
|
|
#define _XTENSA_TRAPS_H
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
/*
|
|
* handler must be either of the following:
|
|
* void (*)(struct pt_regs *regs);
|
|
* void (*)(struct pt_regs *regs, unsigned long exccause);
|
|
*/
|
|
extern void * __init trap_set_handler(int cause, void *handler);
|
|
extern void do_unhandled(struct pt_regs *regs, unsigned long exccause);
|
|
void secondary_trap_init(void);
|
|
|
|
static inline void spill_registers(void)
|
|
{
|
|
#if XCHAL_NUM_AREGS > 16
|
|
__asm__ __volatile__ (
|
|
" call8 1f\n"
|
|
" _j 2f\n"
|
|
" retw\n"
|
|
" .align 4\n"
|
|
"1:\n"
|
|
#if XCHAL_NUM_AREGS == 32
|
|
" _entry a1, 32\n"
|
|
" addi a8, a0, 3\n"
|
|
" _entry a1, 16\n"
|
|
" mov a12, a12\n"
|
|
" retw\n"
|
|
#else
|
|
" _entry a1, 48\n"
|
|
" call12 1f\n"
|
|
" retw\n"
|
|
" .align 4\n"
|
|
"1:\n"
|
|
" .rept (" __stringify(XCHAL_NUM_AREGS) " - 16) / 12\n"
|
|
" _entry a1, 48\n"
|
|
" mov a12, a0\n"
|
|
" .endr\n"
|
|
" _entry a1, 16\n"
|
|
#if XCHAL_NUM_AREGS % 12 == 0
|
|
" mov a12, a12\n"
|
|
#elif XCHAL_NUM_AREGS % 12 == 4
|
|
" mov a4, a4\n"
|
|
#elif XCHAL_NUM_AREGS % 12 == 8
|
|
" mov a8, a8\n"
|
|
#endif
|
|
" retw\n"
|
|
#endif
|
|
"2:\n"
|
|
: : : "a8", "a9", "memory");
|
|
#else
|
|
__asm__ __volatile__ (
|
|
" mov a12, a12\n"
|
|
: : : "memory");
|
|
#endif
|
|
}
|
|
|
|
struct debug_table {
|
|
/* Pointer to debug exception handler */
|
|
void (*debug_exception)(void);
|
|
/* Temporary register save area */
|
|
unsigned long debug_save[1];
|
|
#ifdef CONFIG_HAVE_HW_BREAKPOINT
|
|
/* Save area for DBREAKC registers */
|
|
unsigned long dbreakc_save[XCHAL_NUM_DBREAK];
|
|
/* Saved ICOUNT register */
|
|
unsigned long icount_save;
|
|
/* Saved ICOUNTLEVEL register */
|
|
unsigned long icount_level_save;
|
|
#endif
|
|
};
|
|
|
|
void debug_exception(void);
|
|
|
|
#endif /* _XTENSA_TRAPS_H */
|