mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-13 01:26:43 +07:00
77916519cb
We originally thought that the MV78230 variant of the Armada XP had four Ethernet interfaces, like the other variants MV78260 and MV78460. In fact, this is not true, and the MV78230 has only three Ethernet interfaces. So, the definitions of the Ethernet interfaces is now done as follows: * armada-370-xp.dtsi: definitions of the first two interfaces, that are common to Armada 370 and Armada XP * armada-xp.dtsi: definition of the third interface, common to all Armada XP variants. * armada-xp-mv78260.dtsi and armada-xp-mv78460.dtsi: definition of the fourth interface. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
139 lines
2.9 KiB
Plaintext
139 lines
2.9 KiB
Plaintext
/*
|
|
* Device Tree Include file for Marvell Armada XP family SoC
|
|
*
|
|
* Copyright (C) 2012 Marvell
|
|
*
|
|
* Lior Amsalem <alior@marvell.com>
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
* Ben Dooks <ben.dooks@codethink.co.uk>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*
|
|
* Contains definitions specific to the Armada XP SoC that are not
|
|
* common to all Armada SoCs.
|
|
*/
|
|
|
|
/include/ "armada-370-xp.dtsi"
|
|
|
|
/ {
|
|
model = "Marvell Armada XP family SoC";
|
|
compatible = "marvell,armadaxp", "marvell,armada-370-xp";
|
|
|
|
L2: l2-cache {
|
|
compatible = "marvell,aurora-system-cache";
|
|
reg = <0xd0008000 0x1000>;
|
|
cache-id-part = <0x100>;
|
|
wt-override;
|
|
};
|
|
|
|
mpic: interrupt-controller@d0020000 {
|
|
reg = <0xd0020a00 0x1d0>,
|
|
<0xd0021070 0x58>;
|
|
};
|
|
|
|
armada-370-xp-pmsu@d0022000 {
|
|
compatible = "marvell,armada-370-xp-pmsu";
|
|
reg = <0xd0022100 0x430>,
|
|
<0xd0020800 0x20>;
|
|
};
|
|
|
|
soc {
|
|
serial@d0012200 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0xd0012200 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <43>;
|
|
reg-io-width = <4>;
|
|
status = "disabled";
|
|
};
|
|
serial@d0012300 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0xd0012300 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <44>;
|
|
reg-io-width = <4>;
|
|
status = "disabled";
|
|
};
|
|
|
|
timer@d0020300 {
|
|
marvell,timer-25Mhz;
|
|
};
|
|
|
|
coreclk: mvebu-sar@d0018230 {
|
|
compatible = "marvell,armada-xp-core-clock";
|
|
reg = <0xd0018230 0x08>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
cpuclk: clock-complex@d0018700 {
|
|
#clock-cells = <1>;
|
|
compatible = "marvell,armada-xp-cpu-clock";
|
|
reg = <0xd0018700 0xA0>;
|
|
clocks = <&coreclk 1>;
|
|
};
|
|
|
|
gateclk: clock-gating-control@d0018220 {
|
|
compatible = "marvell,armada-xp-gating-clock";
|
|
reg = <0xd0018220 0x4>;
|
|
clocks = <&coreclk 0>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
system-controller@d0018200 {
|
|
compatible = "marvell,armada-370-xp-system-controller";
|
|
reg = <0xd0018200 0x500>;
|
|
};
|
|
|
|
ethernet@d0030000 {
|
|
compatible = "marvell,armada-370-neta";
|
|
reg = <0xd0030000 0x2500>;
|
|
interrupts = <12>;
|
|
clocks = <&gateclk 2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
xor@d0060900 {
|
|
compatible = "marvell,orion-xor";
|
|
reg = <0xd0060900 0x100
|
|
0xd0060b00 0x100>;
|
|
clocks = <&gateclk 22>;
|
|
status = "okay";
|
|
|
|
xor10 {
|
|
interrupts = <51>;
|
|
dmacap,memcpy;
|
|
dmacap,xor;
|
|
};
|
|
xor11 {
|
|
interrupts = <52>;
|
|
dmacap,memcpy;
|
|
dmacap,xor;
|
|
dmacap,memset;
|
|
};
|
|
};
|
|
|
|
xor@d00f0900 {
|
|
compatible = "marvell,orion-xor";
|
|
reg = <0xd00F0900 0x100
|
|
0xd00F0B00 0x100>;
|
|
clocks = <&gateclk 28>;
|
|
status = "okay";
|
|
|
|
xor00 {
|
|
interrupts = <94>;
|
|
dmacap,memcpy;
|
|
dmacap,xor;
|
|
};
|
|
xor01 {
|
|
interrupts = <95>;
|
|
dmacap,memcpy;
|
|
dmacap,xor;
|
|
dmacap,memset;
|
|
};
|
|
};
|
|
};
|
|
};
|