mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 02:36:53 +07:00
bea02e4587
This patch adds support for enabling and configuring the engine on VIAs IGPs. This is the main clock used for everything but pixel output. Signed-off-by: Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
77 lines
2.2 KiB
C
77 lines
2.2 KiB
C
/*
|
|
* Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
|
|
* Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
|
|
* Copyright 2011 Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public
|
|
* License as published by the Free Software Foundation;
|
|
* either version 2, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
|
|
* the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
* A PARTICULAR PURPOSE.See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*/
|
|
/*
|
|
* clock and PLL management functions
|
|
*/
|
|
|
|
#ifndef __VIA_CLOCK_H__
|
|
#define __VIA_CLOCK_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
enum via_clksrc {
|
|
VIA_CLKSRC_X1 = 0,
|
|
VIA_CLKSRC_TVX1,
|
|
VIA_CLKSRC_TVPLL,
|
|
VIA_CLKSRC_DVP1TVCLKR,
|
|
VIA_CLKSRC_CAP0,
|
|
VIA_CLKSRC_CAP1,
|
|
};
|
|
|
|
struct via_pll_config {
|
|
u16 multiplier;
|
|
u8 divisor;
|
|
u8 rshift;
|
|
};
|
|
|
|
struct via_clock {
|
|
void (*set_primary_clock_state)(u8 state);
|
|
void (*set_primary_clock_source)(enum via_clksrc src, bool use_pll);
|
|
void (*set_primary_pll_state)(u8 state);
|
|
void (*set_primary_pll)(struct via_pll_config config);
|
|
|
|
void (*set_secondary_clock_state)(u8 state);
|
|
void (*set_secondary_clock_source)(enum via_clksrc src, bool use_pll);
|
|
void (*set_secondary_pll_state)(u8 state);
|
|
void (*set_secondary_pll)(struct via_pll_config config);
|
|
|
|
void (*set_engine_pll_state)(u8 state);
|
|
void (*set_engine_pll)(struct via_pll_config config);
|
|
};
|
|
|
|
|
|
static inline u32 get_pll_internal_frequency(u32 ref_freq,
|
|
struct via_pll_config pll)
|
|
{
|
|
return ref_freq / pll.divisor * pll.multiplier;
|
|
}
|
|
|
|
static inline u32 get_pll_output_frequency(u32 ref_freq,
|
|
struct via_pll_config pll)
|
|
{
|
|
return get_pll_internal_frequency(ref_freq, pll) >> pll.rshift;
|
|
}
|
|
|
|
void via_clock_init(struct via_clock *clock, int gfx_chip);
|
|
|
|
#endif /* __VIA_CLOCK_H__ */
|