mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 07:05:12 +07:00
40a5dcba4e
This commit reworks factors clock registration to be done behind a composite clock. This allows us to additionally add a gate, mux or divisors, as it will be needed by some future PLLs. Signed-off-by: Emilio López <emilio@elopez.com.ar> Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com> Acked-by: Mike Turquette <mturquette@linaro.org>
30 lines
545 B
C
30 lines
545 B
C
#ifndef __MACH_SUNXI_CLK_FACTORS_H
|
|
#define __MACH_SUNXI_CLK_FACTORS_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/clkdev.h>
|
|
|
|
#define SUNXI_FACTORS_NOT_APPLICABLE (0)
|
|
|
|
struct clk_factors_config {
|
|
u8 nshift;
|
|
u8 nwidth;
|
|
u8 kshift;
|
|
u8 kwidth;
|
|
u8 mshift;
|
|
u8 mwidth;
|
|
u8 pshift;
|
|
u8 pwidth;
|
|
};
|
|
|
|
struct clk_factors {
|
|
struct clk_hw hw;
|
|
void __iomem *reg;
|
|
struct clk_factors_config *config;
|
|
void (*get_factors) (u32 *rate, u32 parent, u8 *n, u8 *k, u8 *m, u8 *p);
|
|
spinlock_t *lock;
|
|
};
|
|
|
|
extern const struct clk_ops clk_factors_ops;
|
|
#endif
|