mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 01:36:48 +07:00
79b23b5640
The TAS5086 has two alternative modes to start its PWM channels, Mid-Z and Low-Z. Which one to use depends on how the PWM power stages are connected to the TAS5086. This patch adds 6 optional boolean properties to the DT bindings of the driver which allow the user to configure each individual channel to the Mid-Z scheme, and leaves all the others to the default (Low-Z). Signed-off-by: Daniel Mack <zonque@gmail.com> Signed-off-by: Mark Brown <broonie@linaro.org>
44 lines
1.3 KiB
Plaintext
44 lines
1.3 KiB
Plaintext
Texas Instruments TAS5086 6-channel PWM Processor
|
|
|
|
Required properties:
|
|
|
|
- compatible: Should contain "ti,tas5086".
|
|
- reg: The i2c address. Should contain <0x1b>.
|
|
|
|
Optional properties:
|
|
|
|
- reset-gpio: A GPIO spec to define which pin is connected to the
|
|
chip's !RESET pin. If specified, the driver will
|
|
assert a hardware reset at probe time.
|
|
|
|
- ti,charge-period: This property should contain the time in microseconds
|
|
that closely matches the external single-ended
|
|
split-capacitor charge period. The hardware chip
|
|
waits for this period of time before starting the
|
|
PWM signals. This helps reduce pops and clicks.
|
|
|
|
When not specified, the hardware default of 1300ms
|
|
is retained.
|
|
|
|
- ti,mid-z-channel-X: Boolean properties, X being a number from 1 to 6.
|
|
If given, channel X will start with the Mid-Z start
|
|
sequence, otherwise the default Low-Z scheme is used.
|
|
|
|
The correct configuration depends on how the power
|
|
stages connected to the PWM output pins work. Not all
|
|
power stages are compatible to Mid-Z - please refer
|
|
to the datasheets for more details.
|
|
|
|
Most systems should not set any of these properties.
|
|
|
|
Examples:
|
|
|
|
i2c_bus {
|
|
tas5086@1b {
|
|
compatible = "ti,tas5086";
|
|
reg = <0x1b>;
|
|
reset-gpio = <&gpio 23 0>;
|
|
ti,charge-period = <156000>;
|
|
};
|
|
};
|