AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-02-23 16:25:29 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
00a9730e10
linux_dsm_epyc7002/arch/csky/abiv2
History
Guo Ren 00a9730e10 csky: Cache and TLB routines 
This patch adds cache and tlb sync codes for abiv1 & abiv2.

Signed-off-by: Guo Ren <ren_guo@c-sky.com>
Reviewed-by: Arnd Bergmann <arnd@arndb.de>
2018-10-25 23:36:19 +08:00
..
inc/abi csky: Cache and TLB routines 2018-10-25 23:36:19 +08:00
cacheflush.c csky: Cache and TLB routines 2018-10-25 23:36:19 +08:00
Makefile csky: Build infrastructure 2018-10-25 23:36:19 +08:00