AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-02-20 16:08:55 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
916,418 Commits 1 Branch 0 Tags 2 GiB
733f5c95e6
Commit Graph

3 Commits

Author SHA1 Message Date
Chunyan Zhang
39d1c90665 clk: sprd: fix to get a correct ibias of pll 
The current driver is getting a wrong ibias index of pll clocks from
number 1. This patch fix that issue, then getting ibias index from 0.

Fixes: 3e37b00558 ("clk: sprd: add adjustable pll support")
Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com>
Link: https://lkml.kernel.org/r/20200330021640.14133-1-zhang.lyra@gmail.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
 2020-04-02 18:07:58 -07:00
Chunyan Zhang
5e75ea9c67 clk: sprd: add missing kfree 
The number of config registers for different pll clocks probably are not
same, so we have to use malloc, and should free the memory before return.

Fixes: 3e37b00558 ("clk: sprd: add adjustable pll support")
Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com>
Signed-off-by: Chunyan Zhang <zhang.lyra@gmail.com>
Link: https://lkml.kernel.org/r/20190905103009.27166-1-zhang.lyra@gmail.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
 2019-09-17 22:01:02 -07:00
Chunyan Zhang
3e37b00558 clk: sprd: add adjustable pll support 
Introduced a common adjustable pll clock driver for Spreadtrum SoCs.

Signed-off-by: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
 2017-12-21 15:00:53 -08:00