2 Commits

Author	SHA1	Message	Date
Ralf Baechle	8d9df29db2	MIPS: Sibyte: Apply M3 workaround only on affected chip types and versions. ... Previously it was unconditionally used on all Sibyte family SOCs. The M3 bug has to be handled in the TLB exception handler which is extremly performance sensitive, so this modification is expected to deliver around 2-3% performance improvment. This is important as required changes to the M3 workaround will make it more costly. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>	2010-04-12 17:26:19 +01:00
Ralf Baechle	384740dc49	MIPS: Move headfiles to new location below arch/mips/include ... Signed-off-by: Ralf Baechle <ralf@linux-mips.org>	2008-10-11 16:18:52 +01:00