AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-02-24 06:42:31 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

arm64: dts: qcom: sc7180: Fix cpu compatible

Browse Source 
"arm,armv8" compatible should only be used for software models. Replace
it with the real cpu type.

Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Reviewed-by: Rajendra Nayak <rnayak@codeaurora.org>
Signed-off-by: Amit Kucheria <amit.kucheria@linaro.org>
Link: https://lore.kernel.org/r/2526d2b2907116d1bb6f7edd194226eb7e24c333.1584516925.git.amit.kucheria@linaro.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
This commit is contained in:
Amit Kucheria 2020-03-18 14:38:17 +05:30 committed by Bjorn Andersson
parent 0e3ac61d70
commit f97d414d7f
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm64/boot/dts/qcom/sc7180.dtsi
View File

@ -91,7 +91,7 @@ cpus {
CPU0: cpu@0 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x0>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -110,7 +110,7 @@ L3_0: l3-cache {
CPU1: cpu@100 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x100>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -126,7 +126,7 @@ L2_100: l2-cache {
CPU2: cpu@200 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x200>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -142,7 +142,7 @@ L2_200: l2-cache {
CPU3: cpu@300 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x300>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -158,7 +158,7 @@ L2_300: l2-cache {
CPU4: cpu@400 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x400>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -174,7 +174,7 @@ L2_400: l2-cache {
CPU5: cpu@500 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x500>;
enable-method = "psci";
capacity-dmips-mhz = <1024>;
@ -190,7 +190,7 @@ L2_500: l2-cache {
CPU6: cpu@600 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x600>;
enable-method = "psci";
capacity-dmips-mhz = <1740>;
@ -206,7 +206,7 @@ L2_600: l2-cache {
CPU7: cpu@700 {
device_type = "cpu";
compatible = "arm,armv8";
compatible = "qcom,kryo468";
reg = <0x0 0x700>;
enable-method = "psci";
capacity-dmips-mhz = <1740>;