AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-14 17:57:05 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM64: dts: marvell: armada-cp110: Add registers clock for XOR engine nodes

Browse Source 
This extra clock is needed to access the registers of the XOR engine
controller used on CP110 component of the Armada 7K/8K SoCs.

This follow the changes already made in the binding documentation (as
well as in the driver): "dmaengine: mv_xor_v2: Fix clock resource by
adding a register clock"

Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
This commit is contained in:
Gregory CLEMENT 2018-03-14 17:19:24 +01:00
parent f03ad7f6c5
commit f1ebfab99d
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm64/boot/dts/marvell/armada-cp110.dtsi
View File

@ -244,7 +244,9 @@ CP110_LABEL(xor0): xor@6a0000 {
reg = <0x6a0000 0x1000>, <0x6b0000 0x1000>;
dma-coherent;
msi-parent = <&gic_v2m0>;
clocks = <&CP110_LABEL(clk) 1 8>;
clock-names = "core", "reg";
clocks = <&CP110_LABEL(clk) 1 8>,
<&CP110_LABEL(clk) 1 14>;
};
CP110_LABEL(xor1): xor@6c0000 {
@ -252,7 +254,9 @@ CP110_LABEL(xor1): xor@6c0000 {
reg = <0x6c0000 0x1000>, <0x6d0000 0x1000>;
dma-coherent;
msi-parent = <&gic_v2m0>;
clocks = <&CP110_LABEL(clk) 1 7>;
clock-names = "core", "reg";
clocks = <&CP110_LABEL(clk) 1 7>,
<&CP110_LABEL(clk) 1 14>;
};
CP110_LABEL(spi0): spi@700600 {