AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-13 13:36:43 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

mips: Replace HTTP links with HTTPS ones

Browse Source 
Rationale:
Reduces attack surface on kernel devs opening the links for MITM
as HTTPS traffic is much harder to manipulate.

Deterministic algorithm:
For each file:
  If not .svg:
    For each line:
      If doesn't contain `\bxmlns\b`:
        For each link, `\bhttp://[^# \t\r\n]*(?:\w|/)`:
	  If neither `\bgnu\.org/license`, nor `\bmozilla\.org/MPL\b`:
            If both the HTTP and HTTPS versions
            return 200 OK and serve the same content:
              Replace HTTP with HTTPS.

Signed-off-by: Alexander A. Klimov <grandmaster@al2klimov.de>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
This commit is contained in:
Alexander A. Klimov 2020-07-14 21:12:26 +02:00 committed by Thomas Bogendoerfer
parent 770a697c45
commit ef054ad388
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/mips/Kconfig
View File

@ -2825,7 +2825,7 @@ config SMP
Y to "Enhanced Real Time Clock Support", below. Y to "Enhanced Real Time Clock Support", below.
See also the SMP-HOWTO available at See also the SMP-HOWTO available at
<http://www.tldp.org/docs.html#howto>. <https://www.tldp.org/docs.html#howto>.
If you don't know what to do here, say N. If you don't know what to do here, say N.

2
arch/mips/include/asm/war.h
View File

@ -121,7 +121,7 @@
* operate correctly if the internal data cache refill buffer is empty. These * operate correctly if the internal data cache refill buffer is empty. These
* CACHE instructions should be separated from any potential data cache miss * CACHE instructions should be separated from any potential data cache miss
* by a load instruction to an uncached address to empty the response buffer." * by a load instruction to an uncached address to empty the response buffer."
* (Revision 2.0 device errata from IDT available on http://www.idt.com/ * (Revision 2.0 device errata from IDT available on https://www.idt.com/
* in .pdf format.) * in .pdf format.)
*/ */
#ifndef R4600_V2_HIT_CACHEOP_WAR #ifndef R4600_V2_HIT_CACHEOP_WAR