AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-14 20:46:41 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

arm64: dts: renesas: r8a7795: Add missing SYS-DMAC2 dmas

Browse Source 
On R-Car H3, on-chip peripheral modules that can make use of DMA are
wired to either SYS-DMAC0 only, or to both SYS-DMAC1 and SYS-DMAC2.

Add the missing DMA properties pointing to SYS-DMAC2 for HSCIF[0-2],
SCIF[0125], and I2C[0-2].  These were initially left out because early
firmware versions prohibited using SYS-DMAC2.  This restriction has been
lifted in IPL and Secure Monitor Rev1.0.6 (released on Feb 25, 2016).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Geert Uytterhoeven 2018-03-12 15:24:14 +01:00 committed by Simon Horman
parent 9dd660eb1c
commit eb21089c32
1 changed files with 30 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
arch/arm64/boot/dts/renesas/r8a7795.dtsi
View File

@ -1076,8 +1076,9 @@ hscif0: serial@e6540000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x31>, <&dmac1 0x30>; dmas = <&dmac1 0x31>, <&dmac1 0x30>,
dma-names = "tx", "rx"; <&dmac2 0x31>, <&dmac2 0x30>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 520>; resets = <&cpg 520>;
status = "disabled"; status = "disabled";
@ -1093,8 +1094,9 @@ hscif1: serial@e6550000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x33>, <&dmac1 0x32>; dmas = <&dmac1 0x33>, <&dmac1 0x32>,
dma-names = "tx", "rx"; <&dmac2 0x33>, <&dmac2 0x32>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 519>; resets = <&cpg 519>;
status = "disabled"; status = "disabled";
@ -1110,8 +1112,9 @@ hscif2: serial@e6560000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x35>, <&dmac1 0x34>; dmas = <&dmac1 0x35>, <&dmac1 0x34>,
dma-names = "tx", "rx"; <&dmac2 0x35>, <&dmac2 0x34>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 518>; resets = <&cpg 518>;
status = "disabled"; status = "disabled";
@ -1222,8 +1225,9 @@ scif0: serial@e6e60000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x51>, <&dmac1 0x50>; dmas = <&dmac1 0x51>, <&dmac1 0x50>,
dma-names = "tx", "rx"; <&dmac2 0x51>, <&dmac2 0x50>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 207>; resets = <&cpg 207>;
status = "disabled"; status = "disabled";
@ -1238,8 +1242,9 @@ scif1: serial@e6e68000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x53>, <&dmac1 0x52>; dmas = <&dmac1 0x53>, <&dmac1 0x52>,
dma-names = "tx", "rx"; <&dmac2 0x53>, <&dmac2 0x52>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 206>; resets = <&cpg 206>;
status = "disabled"; status = "disabled";
@ -1254,8 +1259,9 @@ scif2: serial@e6e88000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x13>, <&dmac1 0x12>; dmas = <&dmac1 0x13>, <&dmac1 0x12>,
dma-names = "tx", "rx"; <&dmac2 0x13>, <&dmac2 0x12>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 310>; resets = <&cpg 310>;
status = "disabled"; status = "disabled";
@ -1302,8 +1308,9 @@ scif5: serial@e6f30000 {
<&cpg CPG_CORE R8A7795_CLK_S3D1>, <&cpg CPG_CORE R8A7795_CLK_S3D1>,
<&scif_clk>; <&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk"; clock-names = "fck", "brg_int", "scif_clk";
dmas = <&dmac1 0x5b>, <&dmac1 0x5a>; dmas = <&dmac1 0x5b>, <&dmac1 0x5a>,
dma-names = "tx", "rx"; <&dmac2 0x5b>, <&dmac2 0x5a>;
dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 202>; resets = <&cpg 202>;
status = "disabled"; status = "disabled";
@ -1335,8 +1342,9 @@ i2c0: i2c@e6500000 {
clocks = <&cpg CPG_MOD 931>; clocks = <&cpg CPG_MOD 931>;
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 931>; resets = <&cpg 931>;
dmas = <&dmac1 0x91>, <&dmac1 0x90>; dmas = <&dmac1 0x91>, <&dmac1 0x90>,
dma-names = "tx", "rx"; <&dmac2 0x91>, <&dmac2 0x90>;
dma-names = "tx", "rx", "tx", "rx";
i2c-scl-internal-delay-ns = <110>; i2c-scl-internal-delay-ns = <110>;
status = "disabled"; status = "disabled";
}; };
@ -1351,8 +1359,9 @@ i2c1: i2c@e6508000 {
clocks = <&cpg CPG_MOD 930>; clocks = <&cpg CPG_MOD 930>;
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 930>; resets = <&cpg 930>;
dmas = <&dmac1 0x93>, <&dmac1 0x92>; dmas = <&dmac1 0x93>, <&dmac1 0x92>,
dma-names = "tx", "rx"; <&dmac2 0x93>, <&dmac2 0x92>;
dma-names = "tx", "rx", "tx", "rx";
i2c-scl-internal-delay-ns = <6>; i2c-scl-internal-delay-ns = <6>;
status = "disabled"; status = "disabled";
}; };
@ -1367,8 +1376,9 @@ i2c2: i2c@e6510000 {
clocks = <&cpg CPG_MOD 929>; clocks = <&cpg CPG_MOD 929>;
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
resets = <&cpg 929>; resets = <&cpg 929>;
dmas = <&dmac1 0x95>, <&dmac1 0x94>; dmas = <&dmac1 0x95>, <&dmac1 0x94>,
dma-names = "tx", "rx"; <&dmac2 0x95>, <&dmac2 0x94>;
dma-names = "tx", "rx", "tx", "rx";
i2c-scl-internal-delay-ns = <6>; i2c-scl-internal-delay-ns = <6>;
status = "disabled"; status = "disabled";
}; };