mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-02-27 06:01:32 +07:00
arm64: dts: uniphier: Add missing clock-names and reset-names to pcie-phy
This adds missing clock-names and reset-names to pcie-phy node according to Documentation/devicetree/bindings/phy/socionext,uniphier-pcie.yaml. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
This commit is contained in:
parent
dcd54fa89c
commit
e6bd81a229
@ -936,7 +936,9 @@ pcie_phy: phy@66038000 {
|
|||||||
compatible = "socionext,uniphier-ld20-pcie-phy";
|
compatible = "socionext,uniphier-ld20-pcie-phy";
|
||||||
reg = <0x66038000 0x4000>;
|
reg = <0x66038000 0x4000>;
|
||||||
#phy-cells = <0>;
|
#phy-cells = <0>;
|
||||||
|
clock-names = "link";
|
||||||
clocks = <&sys_clk 24>;
|
clocks = <&sys_clk 24>;
|
||||||
|
reset-names = "link";
|
||||||
resets = <&sys_rst 24>;
|
resets = <&sys_rst 24>;
|
||||||
socionext,syscon = <&soc_glue>;
|
socionext,syscon = <&soc_glue>;
|
||||||
};
|
};
|
||||||
|
@ -833,7 +833,9 @@ pcie_phy: phy@66038000 {
|
|||||||
compatible = "socionext,uniphier-pxs3-pcie-phy";
|
compatible = "socionext,uniphier-pxs3-pcie-phy";
|
||||||
reg = <0x66038000 0x4000>;
|
reg = <0x66038000 0x4000>;
|
||||||
#phy-cells = <0>;
|
#phy-cells = <0>;
|
||||||
|
clock-names = "link";
|
||||||
clocks = <&sys_clk 24>;
|
clocks = <&sys_clk 24>;
|
||||||
|
reset-names = "link";
|
||||||
resets = <&sys_rst 24>;
|
resets = <&sys_rst 24>;
|
||||||
socionext,syscon = <&soc_glue>;
|
socionext,syscon = <&soc_glue>;
|
||||||
};
|
};
|
||||||
|
Loading…
Reference in New Issue
Block a user