mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-14 06:36:13 +07:00
arm64: dts: exynos: Add MSCL power domain to Exynos 5433 SoC
This patch adds support for MSCL power domain to Exynos 5433 SoCs, which contains following devices: a clock controller, JPEG codec device and its SYSMMU. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
9715ed87c9
commit
e45dda53d3
@ -476,6 +476,7 @@ cmu_mscl: clock-controller@105d0000 {
|
||||
clocks = <&xxti>,
|
||||
<&cmu_top CLK_SCLK_JPEG_MSCL>,
|
||||
<&cmu_top CLK_ACLK_MSCL_400>;
|
||||
power-domains = <&pd_mscl>;
|
||||
};
|
||||
|
||||
cmu_mfc: clock-controller@15280000 {
|
||||
@ -552,6 +553,13 @@ pd_gscl: power-domain@105c4000 {
|
||||
label = "GSCL";
|
||||
};
|
||||
|
||||
pd_mscl: power-domain@105c4040 {
|
||||
compatible = "samsung,exynos5433-pd";
|
||||
reg = <0x105c4040 0x20>;
|
||||
#power-domain-cells = <0>;
|
||||
label = "MSCL";
|
||||
};
|
||||
|
||||
pd_disp: power-domain@105c4080 {
|
||||
compatible = "samsung,exynos5433-pd";
|
||||
reg = <0x105c4080 0x20>;
|
||||
@ -971,6 +979,7 @@ jpeg: codec@15020000 {
|
||||
<&cmu_mscl CLK_ACLK_XIU_MSCLX>,
|
||||
<&cmu_mscl CLK_SCLK_JPEG>;
|
||||
iommus = <&sysmmu_jpeg>;
|
||||
power-domains = <&pd_mscl>;
|
||||
};
|
||||
|
||||
mfc: codec@152E0000 {
|
||||
@ -1070,6 +1079,7 @@ sysmmu_jpeg: sysmmu@15060000 {
|
||||
clocks = <&cmu_mscl CLK_PCLK_SMMU_JPEG>,
|
||||
<&cmu_mscl CLK_ACLK_SMMU_JPEG>;
|
||||
#iommu-cells = <0>;
|
||||
power-domains = <&pd_mscl>;
|
||||
};
|
||||
|
||||
sysmmu_mfc_0: sysmmu@15200000 {
|
||||
|
Loading…
Reference in New Issue
Block a user