AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-27 06:30:56 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

[media] smiapp-pll: Unify OP and VT PLL structs

Browse Source 
Uniform representation for VT and OP clocks. This is preparation for
calculating the VT clocks using the OP clock code.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
This commit is contained in:
Sakari Ailus 2014-09-16 09:07:11 -03:00 committed by Mauro Carvalho Chehab
parent fff888c711
commit e3f8bc8c6e
3 changed files with 46 additions and 46 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

60
drivers/media/i2c/smiapp-pll.c
View File

@ -68,23 +68,23 @@ static void print_pll(struct device *dev, struct smiapp_pll *pll)
dev_dbg(dev, "pre_pll_clk_div\t%u\n", pll->pre_pll_clk_div); dev_dbg(dev, "pre_pll_clk_div\t%u\n", pll->pre_pll_clk_div);
dev_dbg(dev, "pll_multiplier \t%u\n", pll->pll_multiplier); dev_dbg(dev, "pll_multiplier \t%u\n", pll->pll_multiplier);
if (!(pll->flags & SMIAPP_PLL_FLAG_NO_OP_CLOCKS)) { if (!(pll->flags & SMIAPP_PLL_FLAG_NO_OP_CLOCKS)) {
dev_dbg(dev, "op_sys_clk_div \t%u\n", pll->op_sys_clk_div); dev_dbg(dev, "op_sys_clk_div \t%u\n", pll->op.sys_clk_div);
dev_dbg(dev, "op_pix_clk_div \t%u\n", pll->op_pix_clk_div); dev_dbg(dev, "op_pix_clk_div \t%u\n", pll->op.pix_clk_div);
} }
dev_dbg(dev, "vt_sys_clk_div \t%u\n", pll->vt_sys_clk_div); dev_dbg(dev, "vt_sys_clk_div \t%u\n", pll->vt.sys_clk_div);
dev_dbg(dev, "vt_pix_clk_div \t%u\n", pll->vt_pix_clk_div); dev_dbg(dev, "vt_pix_clk_div \t%u\n", pll->vt.pix_clk_div);
dev_dbg(dev, "ext_clk_freq_hz \t%u\n", pll->ext_clk_freq_hz); dev_dbg(dev, "ext_clk_freq_hz \t%u\n", pll->ext_clk_freq_hz);
dev_dbg(dev, "pll_ip_clk_freq_hz \t%u\n", pll->pll_ip_clk_freq_hz); dev_dbg(dev, "pll_ip_clk_freq_hz \t%u\n", pll->pll_ip_clk_freq_hz);
dev_dbg(dev, "pll_op_clk_freq_hz \t%u\n", pll->pll_op_clk_freq_hz); dev_dbg(dev, "pll_op_clk_freq_hz \t%u\n", pll->pll_op_clk_freq_hz);
if (!(pll->flags & SMIAPP_PLL_FLAG_NO_OP_CLOCKS)) { if (!(pll->flags & SMIAPP_PLL_FLAG_NO_OP_CLOCKS)) {
dev_dbg(dev, "op_sys_clk_freq_hz \t%u\n", dev_dbg(dev, "op_sys_clk_freq_hz \t%u\n",
pll->op_sys_clk_freq_hz); pll->op.sys_clk_freq_hz);
dev_dbg(dev, "op_pix_clk_freq_hz \t%u\n", dev_dbg(dev, "op_pix_clk_freq_hz \t%u\n",
pll->op_pix_clk_freq_hz); pll->op.pix_clk_freq_hz);
} }
dev_dbg(dev, "vt_sys_clk_freq_hz \t%u\n", pll->vt_sys_clk_freq_hz); dev_dbg(dev, "vt_sys_clk_freq_hz \t%u\n", pll->vt.sys_clk_freq_hz);
dev_dbg(dev, "vt_pix_clk_freq_hz \t%u\n", pll->vt_pix_clk_freq_hz); dev_dbg(dev, "vt_pix_clk_freq_hz \t%u\n", pll->vt.pix_clk_freq_hz);
} }
static int check_all_bounds(struct device *dev, static int check_all_bounds(struct device *dev,
@ -109,35 +109,35 @@ static int check_all_bounds(struct device *dev,
"pll_op_clk_freq_hz"); "pll_op_clk_freq_hz");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->op_sys_clk_div, dev, pll->op.sys_clk_div,
limits->op.min_sys_clk_div, limits->op.max_sys_clk_div, limits->op.min_sys_clk_div, limits->op.max_sys_clk_div,
"op_sys_clk_div"); "op_sys_clk_div");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->op_pix_clk_div, dev, pll->op.pix_clk_div,
limits->op.min_pix_clk_div, limits->op.max_pix_clk_div, limits->op.min_pix_clk_div, limits->op.max_pix_clk_div,
"op_pix_clk_div"); "op_pix_clk_div");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->op_sys_clk_freq_hz, dev, pll->op.sys_clk_freq_hz,
limits->op.min_sys_clk_freq_hz, limits->op.min_sys_clk_freq_hz,
limits->op.max_sys_clk_freq_hz, limits->op.max_sys_clk_freq_hz,
"op_sys_clk_freq_hz"); "op_sys_clk_freq_hz");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->op_pix_clk_freq_hz, dev, pll->op.pix_clk_freq_hz,
limits->op.min_pix_clk_freq_hz, limits->op.min_pix_clk_freq_hz,
limits->op.max_pix_clk_freq_hz, limits->op.max_pix_clk_freq_hz,
"op_pix_clk_freq_hz"); "op_pix_clk_freq_hz");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->vt_sys_clk_freq_hz, dev, pll->vt.sys_clk_freq_hz,
limits->vt.min_sys_clk_freq_hz, limits->vt.min_sys_clk_freq_hz,
limits->vt.max_sys_clk_freq_hz, limits->vt.max_sys_clk_freq_hz,
"vt_sys_clk_freq_hz"); "vt_sys_clk_freq_hz");
if (!rval) if (!rval)
rval = bounds_check( rval = bounds_check(
dev, pll->vt_pix_clk_freq_hz, dev, pll->vt.pix_clk_freq_hz,
limits->vt.min_pix_clk_freq_hz, limits->vt.min_pix_clk_freq_hz,
limits->vt.max_pix_clk_freq_hz, limits->vt.max_pix_clk_freq_hz,
"vt_pix_clk_freq_hz"); "vt_pix_clk_freq_hz");
@ -240,8 +240,8 @@ static int __smiapp_pll_calculate(struct device *dev,
} }
pll->pll_multiplier = mul * i; pll->pll_multiplier = mul * i;
pll->op_sys_clk_div = div * i / pll->pre_pll_clk_div; pll->op.sys_clk_div = div * i / pll->pre_pll_clk_div;
dev_dbg(dev, "op_sys_clk_div: %u\n", pll->op_sys_clk_div); dev_dbg(dev, "op_sys_clk_div: %u\n", pll->op.sys_clk_div);
pll->pll_ip_clk_freq_hz = pll->ext_clk_freq_hz pll->pll_ip_clk_freq_hz = pll->ext_clk_freq_hz
/ pll->pre_pll_clk_div; / pll->pre_pll_clk_div;
@ -250,14 +250,14 @@ static int __smiapp_pll_calculate(struct device *dev,
* pll->pll_multiplier; * pll->pll_multiplier;
/* Derive pll_op_clk_freq_hz. */ /* Derive pll_op_clk_freq_hz. */
pll->op_sys_clk_freq_hz = pll->op.sys_clk_freq_hz =
pll->pll_op_clk_freq_hz / pll->op_sys_clk_div; pll->pll_op_clk_freq_hz / pll->op.sys_clk_div;
pll->op_pix_clk_div = pll->bits_per_pixel; pll->op.pix_clk_div = pll->bits_per_pixel;
dev_dbg(dev, "op_pix_clk_div: %u\n", pll->op_pix_clk_div); dev_dbg(dev, "op_pix_clk_div: %u\n", pll->op.pix_clk_div);
pll->op_pix_clk_freq_hz = pll->op.pix_clk_freq_hz =
pll->op_sys_clk_freq_hz / pll->op_pix_clk_div; pll->op.sys_clk_freq_hz / pll->op.pix_clk_div;
/* /*
* Some sensors perform analogue binning and some do this * Some sensors perform analogue binning and some do this
@ -285,7 +285,7 @@ static int __smiapp_pll_calculate(struct device *dev,
* Find absolute limits for the factor of vt divider. * Find absolute limits for the factor of vt divider.
*/ */
dev_dbg(dev, "scale_m: %u\n", pll->scale_m); dev_dbg(dev, "scale_m: %u\n", pll->scale_m);
min_vt_div = DIV_ROUND_UP(pll->op_pix_clk_div * pll->op_sys_clk_div min_vt_div = DIV_ROUND_UP(pll->op.pix_clk_div * pll->op.sys_clk_div
* pll->scale_n, * pll->scale_n,
lane_op_clock_ratio * vt_op_binning_div lane_op_clock_ratio * vt_op_binning_div
* pll->scale_m); * pll->scale_m);
@ -369,16 +369,16 @@ static int __smiapp_pll_calculate(struct device *dev,
break; break;
} }
pll->vt_sys_clk_div = DIV_ROUND_UP(min_vt_div, best_pix_div); pll->vt.sys_clk_div = DIV_ROUND_UP(min_vt_div, best_pix_div);
pll->vt_pix_clk_div = best_pix_div; pll->vt.pix_clk_div = best_pix_div;
pll->vt_sys_clk_freq_hz = pll->vt.sys_clk_freq_hz =
pll->pll_op_clk_freq_hz / pll->vt_sys_clk_div; pll->pll_op_clk_freq_hz / pll->vt.sys_clk_div;
pll->vt_pix_clk_freq_hz = pll->vt.pix_clk_freq_hz =
pll->vt_sys_clk_freq_hz / pll->vt_pix_clk_div; pll->vt.sys_clk_freq_hz / pll->vt.pix_clk_div;
pll->pixel_rate_csi = pll->pixel_rate_csi =
pll->op_pix_clk_freq_hz * lane_op_clock_ratio; pll->op.pix_clk_freq_hz * lane_op_clock_ratio;
return check_all_bounds(dev, limits, pll); return check_all_bounds(dev, limits, pll);
} }

18
drivers/media/i2c/smiapp-pll.h
View File

@ -35,6 +35,13 @@
#define SMIAPP_PLL_FLAG_OP_PIX_CLOCK_PER_LANE (1 << 0) #define SMIAPP_PLL_FLAG_OP_PIX_CLOCK_PER_LANE (1 << 0)
#define SMIAPP_PLL_FLAG_NO_OP_CLOCKS (1 << 1) #define SMIAPP_PLL_FLAG_NO_OP_CLOCKS (1 << 1)
struct smiapp_pll_branch {
uint16_t sys_clk_div;
uint16_t pix_clk_div;
uint32_t sys_clk_freq_hz;
uint32_t pix_clk_freq_hz;
};
struct smiapp_pll { struct smiapp_pll {
/* input values */ /* input values */
uint8_t bus_type; uint8_t bus_type;
@ -58,17 +65,10 @@ struct smiapp_pll {
/* output values */ /* output values */
uint16_t pre_pll_clk_div; uint16_t pre_pll_clk_div;
uint16_t pll_multiplier; uint16_t pll_multiplier;
uint16_t op_sys_clk_div;
uint16_t op_pix_clk_div;
uint16_t vt_sys_clk_div;
uint16_t vt_pix_clk_div;
uint32_t pll_ip_clk_freq_hz; uint32_t pll_ip_clk_freq_hz;
uint32_t pll_op_clk_freq_hz; uint32_t pll_op_clk_freq_hz;
uint32_t op_sys_clk_freq_hz; struct smiapp_pll_branch vt;
uint32_t op_pix_clk_freq_hz; struct smiapp_pll_branch op;
uint32_t vt_sys_clk_freq_hz;
uint32_t vt_pix_clk_freq_hz;
uint32_t pixel_rate_csi; uint32_t pixel_rate_csi;
}; };

14
drivers/media/i2c/smiapp/smiapp-core.c
View File

@ -205,12 +205,12 @@ static int smiapp_pll_configure(struct smiapp_sensor *sensor)
int rval; int rval;
rval = smiapp_write( rval = smiapp_write(
sensor, SMIAPP_REG_U16_VT_PIX_CLK_DIV, pll->vt_pix_clk_div); sensor, SMIAPP_REG_U16_VT_PIX_CLK_DIV, pll->vt.pix_clk_div);
if (rval < 0) if (rval < 0)
return rval; return rval;
rval = smiapp_write( rval = smiapp_write(
sensor, SMIAPP_REG_U16_VT_SYS_CLK_DIV, pll->vt_sys_clk_div); sensor, SMIAPP_REG_U16_VT_SYS_CLK_DIV, pll->vt.sys_clk_div);
if (rval < 0) if (rval < 0)
return rval; return rval;
@ -227,17 +227,17 @@ static int smiapp_pll_configure(struct smiapp_sensor *sensor)
/* Lane op clock ratio does not apply here. */ /* Lane op clock ratio does not apply here. */
rval = smiapp_write( rval = smiapp_write(
sensor, SMIAPP_REG_U32_REQUESTED_LINK_BIT_RATE_MBPS, sensor, SMIAPP_REG_U32_REQUESTED_LINK_BIT_RATE_MBPS,
DIV_ROUND_UP(pll->op_sys_clk_freq_hz, 1000000 / 256 / 256)); DIV_ROUND_UP(pll->op.sys_clk_freq_hz, 1000000 / 256 / 256));
if (rval < 0 || sensor->minfo.smiapp_profile == SMIAPP_PROFILE_0) if (rval < 0 || sensor->minfo.smiapp_profile == SMIAPP_PROFILE_0)
return rval; return rval;
rval = smiapp_write( rval = smiapp_write(
sensor, SMIAPP_REG_U16_OP_PIX_CLK_DIV, pll->op_pix_clk_div); sensor, SMIAPP_REG_U16_OP_PIX_CLK_DIV, pll->op.pix_clk_div);
if (rval < 0) if (rval < 0)
return rval; return rval;
return smiapp_write( return smiapp_write(
sensor, SMIAPP_REG_U16_OP_SYS_CLK_DIV, pll->op_sys_clk_div); sensor, SMIAPP_REG_U16_OP_SYS_CLK_DIV, pll->op.sys_clk_div);
} }
static int smiapp_pll_update(struct smiapp_sensor *sensor) static int smiapp_pll_update(struct smiapp_sensor *sensor)
@ -299,7 +299,7 @@ static int smiapp_pll_update(struct smiapp_sensor *sensor)
return rval; return rval;
__v4l2_ctrl_s_ctrl_int64(sensor->pixel_rate_parray, __v4l2_ctrl_s_ctrl_int64(sensor->pixel_rate_parray,
pll->vt_pix_clk_freq_hz); pll->vt.pix_clk_freq_hz);
__v4l2_ctrl_s_ctrl_int64(sensor->pixel_rate_csi, pll->pixel_rate_csi); __v4l2_ctrl_s_ctrl_int64(sensor->pixel_rate_csi, pll->pixel_rate_csi);
return 0; return 0;
@ -904,7 +904,7 @@ static int smiapp_update_mode(struct smiapp_sensor *sensor)
dev_dbg(&client->dev, "hblank\t\t%d\n", sensor->hblank->val); dev_dbg(&client->dev, "hblank\t\t%d\n", sensor->hblank->val);
dev_dbg(&client->dev, "real timeperframe\t100/%d\n", dev_dbg(&client->dev, "real timeperframe\t100/%d\n",
sensor->pll.vt_pix_clk_freq_hz / sensor->pll.vt.pix_clk_freq_hz /
((sensor->pixel_array->crop[SMIAPP_PA_PAD_SRC].width ((sensor->pixel_array->crop[SMIAPP_PA_PAD_SRC].width
+ sensor->hblank->val) * + sensor->hblank->val) *
(sensor->pixel_array->crop[SMIAPP_PA_PAD_SRC].height (sensor->pixel_array->crop[SMIAPP_PA_PAD_SRC].height