mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
staging:rtl8192u: Refactor RT_TRACE - Style
Refactor the MACRO RT_TRACE to add parentheses around the parameter 'component', this clears the checkpatch warning with respect to precedence issues. This is a coding style change which should have no impact on runtime code execution. Signed-off-by: John Whitmore <johnfwhitmore@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
3d7f12d31f
commit
e21b3e9270
@ -52,7 +52,7 @@
|
||||
extern u32 rt_global_debug_component;
|
||||
#define RT_TRACE(component, x, args...) \
|
||||
do { \
|
||||
if (rt_global_debug_component & component) \
|
||||
if (rt_global_debug_component & (component)) \
|
||||
pr_debug("RTL8192U: " x "\n", ##args); \
|
||||
} while (0)
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user