mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 15:50:53 +07:00
ARM: dts: r8a7792: remove ADSP clock
Simon Horman told me that R8A7792 has ADSP clock based on an incorrect table in the most recent R-Car gen2 manual. But when I received that manual I discovered that this is false: R8A7792 is the only Gen 2 SoC that doesn't have ADSP at all. Accordingly remove the ADSP clock from DT for the r8a7792. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
4b9b7b3a2c
commit
e0c3f92a08
@ -279,7 +279,7 @@ cpg_clocks: cpg_clocks@e6150000 {
|
||||
clocks = <&extal_clk>;
|
||||
#clock-cells = <1>;
|
||||
clock-output-names = "main", "pll0", "pll1", "pll3",
|
||||
"lb", "qspi", "z", "adsp";
|
||||
"lb", "qspi", "z";
|
||||
#power-domain-cells = <0>;
|
||||
};
|
||||
|
||||
|
@ -18,7 +18,6 @@
|
||||
#define R8A7792_CLK_LB 4
|
||||
#define R8A7792_CLK_QSPI 5
|
||||
#define R8A7792_CLK_Z 6
|
||||
#define R8A7792_CLK_ADSP 7
|
||||
|
||||
/* MSTP0 */
|
||||
#define R8A7792_CLK_MSIOF0 0
|
||||
|
Loading…
Reference in New Issue
Block a user