AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-04-13 12:17:31 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM: imx: provide gpt device specific irq functions

Browse Source 
It splits irq enable/disable/acknowledge operations into device specific
functions as the hooks in imx_gpt_data, so that we can save the use of
timer_is_xxx() and cpu_is_xxx() checking in these irq functions.

Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
This commit is contained in:
Shawn Guo 2015-05-22 22:42:55 +08:00
parent 8995552085
commit db2ae4b4f6
1 changed files with 57 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
arch/arm/mach-imx/time.c
View File

@ -100,6 +100,9 @@ struct imx_gpt_data {
int reg_tcn; int reg_tcn;
int reg_tcmp; int reg_tcmp;
void (*gpt_setup_tctl)(struct imx_timer *imxtm); void (*gpt_setup_tctl)(struct imx_timer *imxtm);
void (*gpt_irq_enable)(struct imx_timer *imxtm);
void (*gpt_irq_disable)(struct imx_timer *imxtm);
void (*gpt_irq_acknowledge)(struct imx_timer *imxtm);
int (*set_next_event)(unsigned long evt, int (*set_next_event)(unsigned long evt,
struct clock_event_device *ced); struct clock_event_device *ced);
}; };
@ -109,39 +112,52 @@ static inline struct imx_timer *to_imx_timer(struct clock_event_device *ced)
return container_of(ced, struct imx_timer, ced); return container_of(ced, struct imx_timer, ced);
} }
static inline void gpt_irq_disable(struct imx_timer *imxtm) static void imx1_gpt_irq_disable(struct imx_timer *imxtm)
{ {
unsigned int tmp; unsigned int tmp;
if (timer_is_v2())
writel_relaxed(0, imxtm->base + V2_IR);
else {
tmp = readl_relaxed(imxtm->base + MXC_TCTL); tmp = readl_relaxed(imxtm->base + MXC_TCTL);
writel_relaxed(tmp & ~MX1_2_TCTL_IRQEN, imxtm->base + MXC_TCTL); writel_relaxed(tmp & ~MX1_2_TCTL_IRQEN, imxtm->base + MXC_TCTL);
}
} }
#define imx21_gpt_irq_disable imx1_gpt_irq_disable
static inline void gpt_irq_enable(struct imx_timer *imxtm) static void imx31_gpt_irq_disable(struct imx_timer *imxtm)
{
writel_relaxed(0, imxtm->base + V2_IR);
}
#define imx6dl_gpt_irq_disable imx31_gpt_irq_disable
static void imx1_gpt_irq_enable(struct imx_timer *imxtm)
{
unsigned int tmp;
tmp = readl_relaxed(imxtm->base + MXC_TCTL);
writel_relaxed(tmp | MX1_2_TCTL_IRQEN, imxtm->base + MXC_TCTL);
}
#define imx21_gpt_irq_enable imx1_gpt_irq_enable
static void imx31_gpt_irq_enable(struct imx_timer *imxtm)
{ {
if (timer_is_v2())
writel_relaxed(1<<0, imxtm->base + V2_IR); writel_relaxed(1<<0, imxtm->base + V2_IR);
else { }
writel_relaxed(readl_relaxed(imxtm->base + MXC_TCTL) | MX1_2_TCTL_IRQEN, #define imx6dl_gpt_irq_enable imx31_gpt_irq_enable
imxtm->base + MXC_TCTL);
} static void imx1_gpt_irq_acknowledge(struct imx_timer *imxtm)
{
writel_relaxed(0, imxtm->base + MX1_2_TSTAT);
} }
static void gpt_irq_acknowledge(struct imx_timer *imxtm) static void imx21_gpt_irq_acknowledge(struct imx_timer *imxtm)
{ {
if (timer_is_v1()) {
if (cpu_is_mx1())
writel_relaxed(0, imxtm->base + MX1_2_TSTAT);
else
writel_relaxed(MX2_TSTAT_CAPT | MX2_TSTAT_COMP, writel_relaxed(MX2_TSTAT_CAPT | MX2_TSTAT_COMP,
imxtm->base + MX1_2_TSTAT); imxtm->base + MX1_2_TSTAT);
} else if (timer_is_v2()) }
static void imx31_gpt_irq_acknowledge(struct imx_timer *imxtm)
{
writel_relaxed(V2_TSTAT_OF1, imxtm->base + V2_TSTAT); writel_relaxed(V2_TSTAT_OF1, imxtm->base + V2_TSTAT);
} }
#define imx6dl_gpt_irq_acknowledge imx31_gpt_irq_acknowledge
static void __iomem *sched_clock_reg; static void __iomem *sched_clock_reg;
@ -227,7 +243,7 @@ static void mxc_set_mode(enum clock_event_mode mode,
local_irq_save(flags); local_irq_save(flags);
/* Disable interrupt in GPT module */ /* Disable interrupt in GPT module */
gpt_irq_disable(imxtm); imxtm->gpt->gpt_irq_disable(imxtm);
if (mode != imxtm->cem) { if (mode != imxtm->cem) {
u32 tcn = readl_relaxed(imxtm->base + imxtm->gpt->reg_tcn); u32 tcn = readl_relaxed(imxtm->base + imxtm->gpt->reg_tcn);
@ -235,7 +251,7 @@ static void mxc_set_mode(enum clock_event_mode mode,
writel_relaxed(tcn - 3, imxtm->base + imxtm->gpt->reg_tcmp); writel_relaxed(tcn - 3, imxtm->base + imxtm->gpt->reg_tcmp);
/* Clear pending interrupt */ /* Clear pending interrupt */
gpt_irq_acknowledge(imxtm); imxtm->gpt->gpt_irq_acknowledge(imxtm);
} }
#ifdef DEBUG #ifdef DEBUG
@ -261,7 +277,7 @@ static void mxc_set_mode(enum clock_event_mode mode,
* mode switching * mode switching
*/ */
local_irq_save(flags); local_irq_save(flags);
gpt_irq_enable(imxtm); imxtm->gpt->gpt_irq_enable(imxtm);
local_irq_restore(flags); local_irq_restore(flags);
break; break;
case CLOCK_EVT_MODE_SHUTDOWN: case CLOCK_EVT_MODE_SHUTDOWN:
@ -283,7 +299,7 @@ static irqreturn_t mxc_timer_interrupt(int irq, void *dev_id)
tstat = readl_relaxed(imxtm->base + imxtm->gpt->reg_tstat); tstat = readl_relaxed(imxtm->base + imxtm->gpt->reg_tstat);
gpt_irq_acknowledge(imxtm); imxtm->gpt->gpt_irq_acknowledge(imxtm);
ced->event_handler(ced); ced->event_handler(ced);
@ -357,6 +373,9 @@ static const struct imx_gpt_data imx1_gpt_data = {
.reg_tstat = MX1_2_TSTAT, .reg_tstat = MX1_2_TSTAT,
.reg_tcn = MX1_2_TCN, .reg_tcn = MX1_2_TCN,
.reg_tcmp = MX1_2_TCMP, .reg_tcmp = MX1_2_TCMP,
.gpt_irq_enable = imx1_gpt_irq_enable,
.gpt_irq_disable = imx1_gpt_irq_disable,
.gpt_irq_acknowledge = imx1_gpt_irq_acknowledge,
.gpt_setup_tctl = imx1_gpt_setup_tctl, .gpt_setup_tctl = imx1_gpt_setup_tctl,
.set_next_event = mx1_2_set_next_event, .set_next_event = mx1_2_set_next_event,
}; };
@ -365,6 +384,9 @@ static const struct imx_gpt_data imx21_gpt_data = {
.reg_tstat = MX1_2_TSTAT, .reg_tstat = MX1_2_TSTAT,
.reg_tcn = MX1_2_TCN, .reg_tcn = MX1_2_TCN,
.reg_tcmp = MX1_2_TCMP, .reg_tcmp = MX1_2_TCMP,
.gpt_irq_enable = imx21_gpt_irq_enable,
.gpt_irq_disable = imx21_gpt_irq_disable,
.gpt_irq_acknowledge = imx21_gpt_irq_acknowledge,
.gpt_setup_tctl = imx21_gpt_setup_tctl, .gpt_setup_tctl = imx21_gpt_setup_tctl,
.set_next_event = mx1_2_set_next_event, .set_next_event = mx1_2_set_next_event,
}; };
@ -373,6 +395,9 @@ static const struct imx_gpt_data imx31_gpt_data = {
.reg_tstat = V2_TSTAT, .reg_tstat = V2_TSTAT,
.reg_tcn = V2_TCN, .reg_tcn = V2_TCN,
.reg_tcmp = V2_TCMP, .reg_tcmp = V2_TCMP,
.gpt_irq_enable = imx31_gpt_irq_enable,
.gpt_irq_disable = imx31_gpt_irq_disable,
.gpt_irq_acknowledge = imx31_gpt_irq_acknowledge,
.gpt_setup_tctl = imx31_gpt_setup_tctl, .gpt_setup_tctl = imx31_gpt_setup_tctl,
.set_next_event = v2_set_next_event, .set_next_event = v2_set_next_event,
}; };
@ -381,6 +406,9 @@ static const struct imx_gpt_data imx6dl_gpt_data = {
.reg_tstat = V2_TSTAT, .reg_tstat = V2_TSTAT,
.reg_tcn = V2_TCN, .reg_tcn = V2_TCN,
.reg_tcmp = V2_TCMP, .reg_tcmp = V2_TCMP,
.gpt_irq_enable = imx6dl_gpt_irq_enable,
.gpt_irq_disable = imx6dl_gpt_irq_disable,
.gpt_irq_acknowledge = imx6dl_gpt_irq_acknowledge,
.gpt_setup_tctl = imx6dl_gpt_setup_tctl, .gpt_setup_tctl = imx6dl_gpt_setup_tctl,
.set_next_event = v2_set_next_event, .set_next_event = v2_set_next_event,
}; };