AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

drm/amd/display: Keep blank until set visibility to true after mode switch

Browse Source 
Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Yongqiang Sun 2017-07-28 15:33:38 -04:00 committed by Alex Deucher
parent e75504b129
commit d70ccd4a65
2 changed files with 13 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
drivers/gpu/drm/amd/display/dc/core/dc.c
View File

@ -1609,12 +1609,10 @@ void dc_update_surfaces_and_stream(struct dc *dc,
if (!pipe_ctx->surface || pipe_ctx->top_pipe)
continue;
if (!pipe_ctx->tg->funcs->is_blanked(pipe_ctx->tg)) {
core_dc->hwss.pipe_control_lock(
core_dc,
pipe_ctx,
true);
}
core_dc->hwss.pipe_control_lock(
core_dc,
pipe_ctx,
true);
}
if (update_type == UPDATE_TYPE_FULL)
break;
@ -1697,12 +1695,11 @@ void dc_update_surfaces_and_stream(struct dc *dc,
if (!pipe_ctx->surface || pipe_ctx->top_pipe)
continue;
if (!pipe_ctx->tg->funcs->is_blanked(pipe_ctx->tg)) {
core_dc->hwss.pipe_control_lock(
core_dc,
pipe_ctx,
false);
}
core_dc->hwss.pipe_control_lock(
core_dc,
pipe_ctx,
false);
break;
}
}

4
drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.c
View File

@ -52,6 +52,10 @@ void dce_pipe_control_lock(struct core_dc *dc,
uint32_t dcp_grph, scl, blnd, update_lock_mode, val;
struct dce_hwseq *hws = dc->hwseq;
/* Not lock pipe when blank */
if (lock && pipe->tg->funcs->is_blanked(pipe->tg))
return;
val = REG_GET_4(BLND_V_UPDATE_LOCK[pipe->pipe_idx],
BLND_DCP_GRPH_V_UPDATE_LOCK, &dcp_grph,
BLND_SCL_V_UPDATE_LOCK, &scl,