AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

media: dt: bindings: Update binding documentation for sunxi IR controller

Browse Source 
This patch updates documentation for Device-Tree bindings for sunxi IR
controller and adds the new optional property for the base clock
frequency.

Signed-off-by: Philipp Rossak <embed3d@gmail.com>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Sean Young <sean@mess.org>
Signed-off-by: Mauro Carvalho Chehab <mchehab@s-opensource.com>
This commit is contained in:
Philipp Rossak 2018-02-13 07:29:48 -05:00 committed by Mauro Carvalho Chehab
parent 10e712064b
commit d60f6e3713
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Documentation/devicetree/bindings/media/sunxi-ir.txt
View File

@ -11,6 +11,8 @@ Required properties:
Optional properties: Optional properties:
- linux,rc-map-name: see rc.txt file in the same directory. - linux,rc-map-name: see rc.txt file in the same directory.
- resets : phandle + reset specifier pair - resets : phandle + reset specifier pair
- clock-frequency : IR Receiver clock frequency, in Hertz. Defaults to 8 MHz
if missing.
Example: Example:
@ -18,6 +20,7 @@ ir0: ir@1c21800 {
compatible = "allwinner,sun4i-a10-ir"; compatible = "allwinner,sun4i-a10-ir";
clocks = <&apb0_gates 6>, <&ir0_clk>; clocks = <&apb0_gates 6>, <&ir0_clk>;
clock-names = "apb", "ir"; clock-names = "apb", "ir";
clock-frequency = <3000000>;
resets = <&apb0_rst 1>; resets = <&apb0_rst 1>;
interrupts = <0 5 1>; interrupts = <0 5 1>;
reg = <0x01C21800 0x40>; reg = <0x01C21800 0x40>;