AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-24 12:30:53 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

dt-bindings: clock: tegra: Rename SOR0_LVDS to SOR0_OUT

Browse Source 
Tegra186 and later call this clock SOR0_OUT. Rename it on Tegra124 and
Tegra210 to make the names consistent.

Keep the old name for now to keep device trees buildable until they have
all been converted.

Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Thierry Reding 2019-10-29 20:14:44 +01:00
parent 54ecb8f702
commit cdc2d6685c
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
include/dt-bindings/clock/tegra124-car-common.h
View File

@ -337,7 +337,8 @@
#define TEGRA124_CLK_CLK_OUT_3_MUX 308 #define TEGRA124_CLK_CLK_OUT_3_MUX 308
/* 309 */ /* 309 */
/* 310 */ /* 310 */
#define TEGRA124_CLK_SOR0_LVDS 311 #define TEGRA124_CLK_SOR0_LVDS 311 /* deprecated */
#define TEGRA124_CLK_SOR0_OUT 311
#define TEGRA124_CLK_XUSB_SS_DIV2 312 #define TEGRA124_CLK_XUSB_SS_DIV2 312
#define TEGRA124_CLK_PLL_M_UD 313 #define TEGRA124_CLK_PLL_M_UD 313

3
include/dt-bindings/clock/tegra210-car.h
View File

@ -391,7 +391,8 @@
#define TEGRA210_CLK_CLK_OUT_3_MUX 358 #define TEGRA210_CLK_CLK_OUT_3_MUX 358
#define TEGRA210_CLK_DSIA_MUX 359 #define TEGRA210_CLK_DSIA_MUX 359
#define TEGRA210_CLK_DSIB_MUX 360 #define TEGRA210_CLK_DSIB_MUX 360
#define TEGRA210_CLK_SOR0_LVDS 361 #define TEGRA210_CLK_SOR0_LVDS 361 /* deprecated */
#define TEGRA210_CLK_SOR0_OUT 361
#define TEGRA210_CLK_XUSB_SS_DIV2 362 #define TEGRA210_CLK_XUSB_SS_DIV2 362
#define TEGRA210_CLK_PLL_M_UD 363 #define TEGRA210_CLK_PLL_M_UD 363