AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-03-11 09:29:14 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge branch 'Update-MT7629-to-support-PHYLINK-API'

Browse Source 
MarkLee says:

====================
Update MT7629 to support PHYLINK API

This patch set has two goals :
	1. Fix mt7629 GMII mode issue after apply mediatek
	   PHYLINK support patch.
	2. Update mt7629 dts to reflect the latest dt-binding
	   with PHYLINK support.
====================

Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
David S. Miller 2019-10-15 18:03:35 -07:00
commit c9b96eb6da
3 changed files with 13 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/arm/boot/dts/mt7629-rfb.dts
View File

@ -66,9 +66,21 @@ &eth {
pinctrl-1 = <&ephy_leds_pins>; pinctrl-1 = <&ephy_leds_pins>;
status = "okay"; status = "okay";
gmac0: mac@0 {
compatible = "mediatek,eth-mac";
reg = <0>;
phy-mode = "2500base-x";
fixed-link {
speed = <2500>;
full-duplex;
pause;
};
};
gmac1: mac@1 { gmac1: mac@1 {
compatible = "mediatek,eth-mac"; compatible = "mediatek,eth-mac";
reg = <1>; reg = <1>;
phy-mode = "gmii";
phy-handle = <&phy0>; phy-handle = <&phy0>;
}; };
@ -78,7 +90,6 @@ mdio: mdio-bus {
phy0: ethernet-phy@0 { phy0: ethernet-phy@0 {
reg = <0>; reg = <0>;
phy-mode = "gmii";
}; };
}; };
}; };

2
arch/arm/boot/dts/mt7629.dtsi
View File

@ -468,14 +468,12 @@ sgmiisys0: syscon@1b128000 {
compatible = "mediatek,mt7629-sgmiisys", "syscon"; compatible = "mediatek,mt7629-sgmiisys", "syscon";
reg = <0x1b128000 0x3000>; reg = <0x1b128000 0x3000>;
#clock-cells = <1>; #clock-cells = <1>;
mediatek,physpeed = "2500";
}; };
sgmiisys1: syscon@1b130000 { sgmiisys1: syscon@1b130000 {
compatible = "mediatek,mt7629-sgmiisys", "syscon"; compatible = "mediatek,mt7629-sgmiisys", "syscon";
reg = <0x1b130000 0x3000>; reg = <0x1b130000 0x3000>;
#clock-cells = <1>; #clock-cells = <1>;
mediatek,physpeed = "2500";
}; };
}; };
}; };

1
drivers/net/ethernet/mediatek/mtk_eth_soc.c
View File

@ -261,6 +261,7 @@ static void mtk_mac_config(struct phylink_config *config, unsigned int mode,
ge_mode = 0; ge_mode = 0;
switch (state->interface) { switch (state->interface) {
case PHY_INTERFACE_MODE_MII: case PHY_INTERFACE_MODE_MII:
case PHY_INTERFACE_MODE_GMII:
ge_mode = 1; ge_mode = 1;
break; break;
case PHY_INTERFACE_MODE_REVMII: case PHY_INTERFACE_MODE_REVMII: