mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-04-14 16:47:32 +07:00
sh: sh7785 clkdev lookups.
Convert to TMU clock lookups for SH7785. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
This commit is contained in:
parent
e21d2aa76e
commit
c55fbdd3f9
@ -3,7 +3,7 @@
|
|||||||
*
|
*
|
||||||
* SH7785 support for the clock framework
|
* SH7785 support for the clock framework
|
||||||
*
|
*
|
||||||
* Copyright (C) 2007 - 2009 Paul Mundt
|
* Copyright (C) 2007 - 2010 Paul Mundt
|
||||||
*
|
*
|
||||||
* This file is subject to the terms and conditions of the GNU General Public
|
* This file is subject to the terms and conditions of the GNU General Public
|
||||||
* License. See the file "COPYING" in the main directory of this archive
|
* License. See the file "COPYING" in the main directory of this archive
|
||||||
@ -14,6 +14,7 @@
|
|||||||
#include <linux/clk.h>
|
#include <linux/clk.h>
|
||||||
#include <linux/io.h>
|
#include <linux/io.h>
|
||||||
#include <linux/cpufreq.h>
|
#include <linux/cpufreq.h>
|
||||||
|
#include <asm/clkdev.h>
|
||||||
#include <asm/clock.h>
|
#include <asm/clock.h>
|
||||||
#include <asm/freq.h>
|
#include <asm/freq.h>
|
||||||
#include <cpu/sh7785.h>
|
#include <cpu/sh7785.h>
|
||||||
@ -113,12 +114,48 @@ static struct clk mstp_clks[] = {
|
|||||||
SH_CLK_MSTP32("gdta_fck", -1, NULL, MSTPCR1, 0, 0),
|
SH_CLK_MSTP32("gdta_fck", -1, NULL, MSTPCR1, 0, 0),
|
||||||
};
|
};
|
||||||
|
|
||||||
|
static struct clk_lookup lookups[] = {
|
||||||
|
{
|
||||||
|
/* TMU0 */
|
||||||
|
.dev_id = "sh_tmu.0",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[13], /* tmu012_fck */
|
||||||
|
}, {
|
||||||
|
/* TMU1 */
|
||||||
|
.dev_id = "sh_tmu.1",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[13],
|
||||||
|
}, {
|
||||||
|
/* TMU2 */
|
||||||
|
.dev_id = "sh_tmu.2",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[13],
|
||||||
|
}, {
|
||||||
|
/* TMU3 */
|
||||||
|
.dev_id = "sh_tmu.3",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[12], /* tmu345_fck */
|
||||||
|
}, {
|
||||||
|
/* TMU4 */
|
||||||
|
.dev_id = "sh_tmu.4",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[12],
|
||||||
|
}, {
|
||||||
|
/* TMU5 */
|
||||||
|
.dev_id = "sh_tmu.5",
|
||||||
|
.con_id = "tmu_fck",
|
||||||
|
.clk = &mstp_clks[12],
|
||||||
|
},
|
||||||
|
};
|
||||||
|
|
||||||
int __init arch_clk_init(void)
|
int __init arch_clk_init(void)
|
||||||
{
|
{
|
||||||
int i, ret = 0;
|
int i, ret = 0;
|
||||||
|
|
||||||
for (i = 0; i < ARRAY_SIZE(clks); i++)
|
for (i = 0; i < ARRAY_SIZE(clks); i++)
|
||||||
ret |= clk_register(clks[i]);
|
ret |= clk_register(clks[i]);
|
||||||
|
for (i = 0; i < ARRAY_SIZE(lookups); i++)
|
||||||
|
clkdev_add(&lookups[i]);
|
||||||
|
|
||||||
if (!ret)
|
if (!ret)
|
||||||
ret = sh_clk_div4_register(div4_clks, ARRAY_SIZE(div4_clks),
|
ret = sh_clk_div4_register(div4_clks, ARRAY_SIZE(div4_clks),
|
||||||
|
@ -113,7 +113,6 @@ static struct platform_device scif5_device = {
|
|||||||
static struct sh_timer_config tmu0_platform_data = {
|
static struct sh_timer_config tmu0_platform_data = {
|
||||||
.channel_offset = 0x04,
|
.channel_offset = 0x04,
|
||||||
.timer_bit = 0,
|
.timer_bit = 0,
|
||||||
.clk = "tmu012_fck",
|
|
||||||
.clockevent_rating = 200,
|
.clockevent_rating = 200,
|
||||||
};
|
};
|
||||||
|
|
||||||
@ -142,7 +141,6 @@ static struct platform_device tmu0_device = {
|
|||||||
static struct sh_timer_config tmu1_platform_data = {
|
static struct sh_timer_config tmu1_platform_data = {
|
||||||
.channel_offset = 0x10,
|
.channel_offset = 0x10,
|
||||||
.timer_bit = 1,
|
.timer_bit = 1,
|
||||||
.clk = "tmu012_fck",
|
|
||||||
.clocksource_rating = 200,
|
.clocksource_rating = 200,
|
||||||
};
|
};
|
||||||
|
|
||||||
@ -171,7 +169,6 @@ static struct platform_device tmu1_device = {
|
|||||||
static struct sh_timer_config tmu2_platform_data = {
|
static struct sh_timer_config tmu2_platform_data = {
|
||||||
.channel_offset = 0x1c,
|
.channel_offset = 0x1c,
|
||||||
.timer_bit = 2,
|
.timer_bit = 2,
|
||||||
.clk = "tmu012_fck",
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct resource tmu2_resources[] = {
|
static struct resource tmu2_resources[] = {
|
||||||
@ -199,7 +196,6 @@ static struct platform_device tmu2_device = {
|
|||||||
static struct sh_timer_config tmu3_platform_data = {
|
static struct sh_timer_config tmu3_platform_data = {
|
||||||
.channel_offset = 0x04,
|
.channel_offset = 0x04,
|
||||||
.timer_bit = 0,
|
.timer_bit = 0,
|
||||||
.clk = "tmu345_fck",
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct resource tmu3_resources[] = {
|
static struct resource tmu3_resources[] = {
|
||||||
@ -227,7 +223,6 @@ static struct platform_device tmu3_device = {
|
|||||||
static struct sh_timer_config tmu4_platform_data = {
|
static struct sh_timer_config tmu4_platform_data = {
|
||||||
.channel_offset = 0x10,
|
.channel_offset = 0x10,
|
||||||
.timer_bit = 1,
|
.timer_bit = 1,
|
||||||
.clk = "tmu345_fck",
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct resource tmu4_resources[] = {
|
static struct resource tmu4_resources[] = {
|
||||||
@ -255,7 +250,6 @@ static struct platform_device tmu4_device = {
|
|||||||
static struct sh_timer_config tmu5_platform_data = {
|
static struct sh_timer_config tmu5_platform_data = {
|
||||||
.channel_offset = 0x1c,
|
.channel_offset = 0x1c,
|
||||||
.timer_bit = 2,
|
.timer_bit = 2,
|
||||||
.clk = "tmu345_fck",
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct resource tmu5_resources[] = {
|
static struct resource tmu5_resources[] = {
|
||||||
|
Loading…
Reference in New Issue
Block a user