mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-26 16:15:05 +07:00
drm/bridge: ti-sn65dsi86: Fix kernel-doc typo ln_polr => ln_polrs
This fixes a kernel doc warning due to a typo:
warning: Function parameter or member 'ln_polrs' not described in 'ti_sn_bridge'
Fixes: 5bebaeadb3
("drm/bridge: ti-sn65dsi86: Implement lane reordering + polarity")
Signed-off-by: Douglas Anderson <dianders@chromium.org>
Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200612123003.v2.3.Ib616e311c48cc64b2cef11bd54d4a9cedc874bb1@changeid
This commit is contained in:
parent
f4946b0a37
commit
c42fb724cd
@ -122,7 +122,7 @@
|
|||||||
* @supplies: Data for bulk enabling/disabling our regulators.
|
* @supplies: Data for bulk enabling/disabling our regulators.
|
||||||
* @dp_lanes: Count of dp_lanes we're using.
|
* @dp_lanes: Count of dp_lanes we're using.
|
||||||
* @ln_assign: Value to program to the LN_ASSIGN register.
|
* @ln_assign: Value to program to the LN_ASSIGN register.
|
||||||
* @ln_polr: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG.
|
* @ln_polrs: Value for the 4-bit LN_POLRS field of SN_ENH_FRAME_REG.
|
||||||
*
|
*
|
||||||
* @gchip: If we expose our GPIOs, this is used.
|
* @gchip: If we expose our GPIOs, this is used.
|
||||||
* @gchip_output: A cache of whether we've set GPIOs to output. This
|
* @gchip_output: A cache of whether we've set GPIOs to output. This
|
||||||
|
Loading…
Reference in New Issue
Block a user