mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-12 12:06:44 +07:00
A lot of attention for the rv1108 soc targetted at media-processing
(usb, operating points, spi, pwm, adc, watchdog, i2c and devices for its evb). RK3228/3229 gets iommu and spi nodes. Similar to the rk3288 which also gets some more iommu nodes as well as getting converted to 64 bit addresses due to wanting to address more than 4GB of memory via LPAE. -----BEGIN PGP SIGNATURE----- iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAlmdoA4QHGhlaWtvQHNu dGVjaC5kZQAKCRDzpnnJnNEdgeBtB/9oM4MmVRJ0YX7hk4NuU9c4HHdvCW0f1rJe Q6rE6dP7fW3J27d6PuySVWzvIBmD+3xVA2t0dDm85DIP8f1DFz3vyNhkEsu1VG89 MULTektihczugCy+sh3iHILs4fLXJ8QUjCKJWOcWmZHOaXNXXjJIVjC97m5F4ZAj KVOYXNnCKdaHYIeP0lkjStL8Z9Ua7svkjfgsSPTGTSJQQ+bGcd/8JnmlkzjfHWLw qNz6M7FPoJ1rAffskr1At27oRs7UAVSKNAejl8DWKvLXml6NQPRRRu99sLLanxII 3b6LsC6Vwea4a1Rjwx0LZWdDUtB1W34/ZIEw4JceK/i6HfV5K2Oi =di6U -----END PGP SIGNATURE----- Merge tag 'v4.14-rockchip-dts32-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into next/dt Pull "second round of Rockchip dts32 changes for 4.14" from Heiko Stübner: A lot of attention for the rv1108 soc targetted at media-processing (usb, operating points, spi, pwm, adc, watchdog, i2c and devices for its evb). RK3228/3229 gets iommu and spi nodes. Similar to the rk3288 which also gets some more iommu nodes as well as getting converted to 64 bit addresses due to wanting to address more than 4GB of memory via LPAE. * tag 'v4.14-rockchip-dts32-2' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: ARM: dts: rockchip: enable usb for rv1108-evb ARM: dts: rockchip: add usb nodes for rv1108 SoCs dt-bindings: update grf-binding for rv1108 SoCs ARM: dts: rockchip: add cpu power supply for rv1108 evb ARM: dts: rockchip: add cpu opp table for rv1108 ARM: dts: rockchip: add rk322x iommu nodes ARM: dts: rockchip: add accelerometer bma250e dt node for rv1108 evb ARM: dts: rockchip: add pmic rk805 dt node for rv1108 evb ARM: dts: rockchip: add pwm backlight for rv1108 evb ARM: dts: rockchip: add pwm dt nodes for rv1108 ARM: dts: rockchip: add spi dt node for rv1108 ARM: dts: rockchip: add saradc support for rv1108 ARM: dts: rockchip: add watchdog dt node for rv1108 ARM: dts: rockchip: add i2c dt nodes for rv1108 clk: rockchip: fix up indentation of some RV1108 clock-ids clk: rockchip: rename the clk id for HCLK_I2S1_2CH clk: rockchip: add more clk ids for rv1108 ARM: dts: rockchip: add more iommu nodes on rk3288 ARM: dts: rockchip: convert rk3288 device tree files to 64 bits ARM: dts: rockchip: add spi node and spi pinctrl on rk3228/rk3229 Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann
commit
c32e176ac1
@ -21,6 +21,7 @@ Required Properties:
|
||||
- "rockchip,rk3328-grf", "syscon": for rk3328
|
||||
- "rockchip,rk3368-grf", "syscon": for rk3368
|
||||
- "rockchip,rk3399-grf", "syscon": for rk3399
|
||||
- "rockchip,rv1108-grf", "syscon": for rv1108
|
||||
- compatible: PMUGRF should be one of the following:
|
||||
- "rockchip,rk3368-pmugrf", "syscon": for rk3368
|
||||
- "rockchip,rk3399-pmugrf", "syscon": for rk3399
|
||||
@ -28,6 +29,8 @@ Required Properties:
|
||||
- "rockchip,rk3288-sgrf", "syscon": for rk3288
|
||||
- compatible: USB2PHYGRF should be one of the followings
|
||||
- "rockchip,rk3328-usb2phy-grf", "syscon": for rk3328
|
||||
- compatible: USBGRF should be one of the following
|
||||
- "rockchip,rv1108-usbgrf", "syscon": for rv1108
|
||||
- reg: physical base address of the controller and length of memory mapped
|
||||
region.
|
||||
|
||||
|
||||
@ -55,6 +55,7 @@ aliases {
|
||||
serial0 = &uart0;
|
||||
serial1 = &uart1;
|
||||
serial2 = &uart2;
|
||||
spi0 = &spi0;
|
||||
};
|
||||
|
||||
cpus {
|
||||
@ -405,6 +406,19 @@ i2c3: i2c@11080000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi0: spi@11090000 {
|
||||
compatible = "rockchip,rk3228-spi";
|
||||
reg = <0x11090000 0x1000>;
|
||||
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
||||
clock-names = "spiclk", "apb_pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0 &spi0_cs1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
wdt: watchdog@110a0000 {
|
||||
compatible = "snps,dw-wdt";
|
||||
reg = <0x110a0000 0x100>;
|
||||
@ -544,6 +558,42 @@ tsadc: tsadc@11150000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
vpu_mmu: iommu@20020800 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x20020800 0x100>;
|
||||
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vpu_mmu";
|
||||
iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
vdec_mmu: iommu@20030480 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x20030480 0x40>, <0x200304c0 0x40>;
|
||||
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vdec_mmu";
|
||||
iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
vop_mmu: iommu@20053f00 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x20053f00 0x100>;
|
||||
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vop_mmu";
|
||||
iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
iep_mmu: iommu@20070800 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x20070800 0x100>;
|
||||
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "iep_mmu";
|
||||
iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
sdmmc: dwmmc@30000000 {
|
||||
compatible = "rockchip,rk3228-dw-mshc", "rockchip,rk3288-dw-mshc";
|
||||
reg = <0x30000000 0x4000>;
|
||||
@ -900,6 +950,42 @@ i2c3_xfer: i2c3-xfer {
|
||||
};
|
||||
};
|
||||
|
||||
spi-0 {
|
||||
spi0_clk: spi0-clk {
|
||||
rockchip,pins = <0 9 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi0_cs0: spi0-cs0 {
|
||||
rockchip,pins = <0 14 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi0_tx: spi0-tx {
|
||||
rockchip,pins = <0 11 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi0_rx: spi0-rx {
|
||||
rockchip,pins = <0 13 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi0_cs1: spi0-cs1 {
|
||||
rockchip,pins = <1 12 RK_FUNC_1 &pcfg_pull_up>;
|
||||
};
|
||||
};
|
||||
|
||||
spi-1 {
|
||||
spi1_clk: spi1-clk {
|
||||
rockchip,pins = <0 23 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi1_cs0: spi1-cs0 {
|
||||
rockchip,pins = <2 2 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi1_rx: spi1-rx {
|
||||
rockchip,pins = <2 0 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi1_tx: spi1-tx {
|
||||
rockchip,pins = <2 1 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
spi1_cs1: spi1-cs1 {
|
||||
rockchip,pins = <2 3 RK_FUNC_2 &pcfg_pull_up>;
|
||||
};
|
||||
};
|
||||
|
||||
i2s1 {
|
||||
i2s1_bus: i2s1-bus {
|
||||
rockchip,pins = <0 8 RK_FUNC_1 &pcfg_pull_none>,
|
||||
|
||||
@ -45,7 +45,7 @@
|
||||
/ {
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
adc-keys {
|
||||
|
||||
@ -47,7 +47,7 @@ / {
|
||||
compatible = "rockchip,rk3288-fennec", "rockchip,rk3288";
|
||||
|
||||
memory@0 {
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
device_type = "memory";
|
||||
};
|
||||
|
||||
|
||||
@ -47,7 +47,7 @@
|
||||
/ {
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
ext_gmac: external-gmac-clock {
|
||||
|
||||
@ -46,7 +46,7 @@
|
||||
/ {
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
adc-keys {
|
||||
|
||||
@ -54,7 +54,7 @@ chosen {
|
||||
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
ext_gmac: external-gmac-clock {
|
||||
|
||||
@ -55,7 +55,7 @@ / {
|
||||
*/
|
||||
memory {
|
||||
device_type = "memory";
|
||||
reg = <0 0x8000000>;
|
||||
reg = <0x0 0x0 0x0 0x8000000>;
|
||||
};
|
||||
|
||||
aliases {
|
||||
|
||||
@ -50,7 +50,7 @@ / {
|
||||
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
ext_gmac: external-gmac-clock {
|
||||
|
||||
@ -50,7 +50,7 @@ / {
|
||||
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
ext_gmac: external-gmac-clock {
|
||||
|
||||
@ -43,7 +43,7 @@
|
||||
|
||||
/ {
|
||||
memory@0 {
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
device_type = "memory";
|
||||
};
|
||||
|
||||
|
||||
@ -50,7 +50,7 @@ / {
|
||||
compatible = "asus,rk3288-tinker", "rockchip,rk3288";
|
||||
|
||||
memory {
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
device_type = "memory";
|
||||
};
|
||||
|
||||
|
||||
@ -49,7 +49,7 @@
|
||||
/ {
|
||||
memory@0 {
|
||||
device_type = "memory";
|
||||
reg = <0x0 0x80000000>;
|
||||
reg = <0x0 0x0 0x0 0x80000000>;
|
||||
};
|
||||
|
||||
gpio_keys: gpio-keys {
|
||||
|
||||
@ -49,8 +49,8 @@
|
||||
#include <dt-bindings/soc/rockchip,boot-mode.h>
|
||||
|
||||
/ {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
|
||||
compatible = "rockchip,rk3288";
|
||||
|
||||
@ -139,13 +139,13 @@ cpu3: cpu@503 {
|
||||
|
||||
amba {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
dmac_peri: dma-controller@ff250000 {
|
||||
compatible = "arm,pl330", "arm,primecell";
|
||||
reg = <0xff250000 0x4000>;
|
||||
reg = <0x0 0xff250000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#dma-cells = <1>;
|
||||
@ -156,7 +156,7 @@ dmac_peri: dma-controller@ff250000 {
|
||||
|
||||
dmac_bus_ns: dma-controller@ff600000 {
|
||||
compatible = "arm,pl330", "arm,primecell";
|
||||
reg = <0xff600000 0x4000>;
|
||||
reg = <0x0 0xff600000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#dma-cells = <1>;
|
||||
@ -168,7 +168,7 @@ dmac_bus_ns: dma-controller@ff600000 {
|
||||
|
||||
dmac_bus_s: dma-controller@ffb20000 {
|
||||
compatible = "arm,pl330", "arm,primecell";
|
||||
reg = <0xffb20000 0x4000>;
|
||||
reg = <0x0 0xffb20000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#dma-cells = <1>;
|
||||
@ -179,8 +179,8 @@ dmac_bus_s: dma-controller@ffb20000 {
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
/*
|
||||
@ -194,7 +194,7 @@ reserved-memory {
|
||||
* is found.
|
||||
*/
|
||||
dma-unusable@fe000000 {
|
||||
reg = <0xfe000000 0x1000000>;
|
||||
reg = <0x0 0xfe000000 0x0 0x1000000>;
|
||||
};
|
||||
};
|
||||
|
||||
@ -217,7 +217,7 @@ timer {
|
||||
|
||||
timer: timer@ff810000 {
|
||||
compatible = "rockchip,rk3288-timer";
|
||||
reg = <0xff810000 0x20>;
|
||||
reg = <0x0 0xff810000 0x0 0x20>;
|
||||
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&xin24m>, <&cru PCLK_TIMER>;
|
||||
clock-names = "timer", "pclk";
|
||||
@ -236,7 +236,7 @@ sdmmc: dwmmc@ff0c0000 {
|
||||
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||||
fifo-depth = <0x100>;
|
||||
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0xff0c0000 0x4000>;
|
||||
reg = <0x0 0xff0c0000 0x0 0x4000>;
|
||||
resets = <&cru SRST_MMC0>;
|
||||
reset-names = "reset";
|
||||
status = "disabled";
|
||||
@ -250,7 +250,7 @@ sdio0: dwmmc@ff0d0000 {
|
||||
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||||
fifo-depth = <0x100>;
|
||||
interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0xff0d0000 0x4000>;
|
||||
reg = <0x0 0xff0d0000 0x0 0x4000>;
|
||||
resets = <&cru SRST_SDIO0>;
|
||||
reset-names = "reset";
|
||||
status = "disabled";
|
||||
@ -264,7 +264,7 @@ sdio1: dwmmc@ff0e0000 {
|
||||
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||||
fifo-depth = <0x100>;
|
||||
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0xff0e0000 0x4000>;
|
||||
reg = <0x0 0xff0e0000 0x0 0x4000>;
|
||||
resets = <&cru SRST_SDIO1>;
|
||||
reset-names = "reset";
|
||||
status = "disabled";
|
||||
@ -278,7 +278,7 @@ emmc: dwmmc@ff0f0000 {
|
||||
clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
|
||||
fifo-depth = <0x100>;
|
||||
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0xff0f0000 0x4000>;
|
||||
reg = <0x0 0xff0f0000 0x0 0x4000>;
|
||||
resets = <&cru SRST_EMMC>;
|
||||
reset-names = "reset";
|
||||
status = "disabled";
|
||||
@ -286,7 +286,7 @@ emmc: dwmmc@ff0f0000 {
|
||||
|
||||
saradc: saradc@ff100000 {
|
||||
compatible = "rockchip,saradc";
|
||||
reg = <0xff100000 0x100>;
|
||||
reg = <0x0 0xff100000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#io-channel-cells = <1>;
|
||||
clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|
||||
@ -305,7 +305,7 @@ spi0: spi@ff110000 {
|
||||
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
|
||||
reg = <0xff110000 0x1000>;
|
||||
reg = <0x0 0xff110000 0x0 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
@ -320,7 +320,7 @@ spi1: spi@ff120000 {
|
||||
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
|
||||
reg = <0xff120000 0x1000>;
|
||||
reg = <0x0 0xff120000 0x0 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
@ -335,7 +335,7 @@ spi2: spi@ff130000 {
|
||||
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&spi2_clk &spi2_tx &spi2_rx &spi2_cs0>;
|
||||
reg = <0xff130000 0x1000>;
|
||||
reg = <0x0 0xff130000 0x0 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
@ -343,7 +343,7 @@ spi2: spi@ff130000 {
|
||||
|
||||
i2c1: i2c@ff140000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff140000 0x1000>;
|
||||
reg = <0x0 0xff140000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -356,7 +356,7 @@ i2c1: i2c@ff140000 {
|
||||
|
||||
i2c3: i2c@ff150000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff150000 0x1000>;
|
||||
reg = <0x0 0xff150000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -369,7 +369,7 @@ i2c3: i2c@ff150000 {
|
||||
|
||||
i2c4: i2c@ff160000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff160000 0x1000>;
|
||||
reg = <0x0 0xff160000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -382,7 +382,7 @@ i2c4: i2c@ff160000 {
|
||||
|
||||
i2c5: i2c@ff170000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff170000 0x1000>;
|
||||
reg = <0x0 0xff170000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -395,7 +395,7 @@ i2c5: i2c@ff170000 {
|
||||
|
||||
uart0: serial@ff180000 {
|
||||
compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
|
||||
reg = <0xff180000 0x100>;
|
||||
reg = <0x0 0xff180000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg-shift = <2>;
|
||||
reg-io-width = <4>;
|
||||
@ -408,7 +408,7 @@ uart0: serial@ff180000 {
|
||||
|
||||
uart1: serial@ff190000 {
|
||||
compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
|
||||
reg = <0xff190000 0x100>;
|
||||
reg = <0x0 0xff190000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg-shift = <2>;
|
||||
reg-io-width = <4>;
|
||||
@ -421,7 +421,7 @@ uart1: serial@ff190000 {
|
||||
|
||||
uart2: serial@ff690000 {
|
||||
compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
|
||||
reg = <0xff690000 0x100>;
|
||||
reg = <0x0 0xff690000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg-shift = <2>;
|
||||
reg-io-width = <4>;
|
||||
@ -434,7 +434,7 @@ uart2: serial@ff690000 {
|
||||
|
||||
uart3: serial@ff1b0000 {
|
||||
compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
|
||||
reg = <0xff1b0000 0x100>;
|
||||
reg = <0x0 0xff1b0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg-shift = <2>;
|
||||
reg-io-width = <4>;
|
||||
@ -447,7 +447,7 @@ uart3: serial@ff1b0000 {
|
||||
|
||||
uart4: serial@ff1c0000 {
|
||||
compatible = "rockchip,rk3288-uart", "snps,dw-apb-uart";
|
||||
reg = <0xff1c0000 0x100>;
|
||||
reg = <0x0 0xff1c0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg-shift = <2>;
|
||||
reg-io-width = <4>;
|
||||
@ -535,7 +535,7 @@ map0 {
|
||||
|
||||
tsadc: tsadc@ff280000 {
|
||||
compatible = "rockchip,rk3288-tsadc";
|
||||
reg = <0xff280000 0x100>;
|
||||
reg = <0x0 0xff280000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>;
|
||||
clock-names = "tsadc", "apb_pclk";
|
||||
@ -552,7 +552,7 @@ tsadc: tsadc@ff280000 {
|
||||
|
||||
gmac: ethernet@ff290000 {
|
||||
compatible = "rockchip,rk3288-gmac";
|
||||
reg = <0xff290000 0x10000>;
|
||||
reg = <0x0 0xff290000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "macirq", "eth_wake_irq";
|
||||
@ -572,7 +572,7 @@ gmac: ethernet@ff290000 {
|
||||
|
||||
usb_host0_ehci: usb@ff500000 {
|
||||
compatible = "generic-ehci";
|
||||
reg = <0xff500000 0x100>;
|
||||
reg = <0x0 0xff500000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_USBHOST0>;
|
||||
clock-names = "usbhost";
|
||||
@ -586,7 +586,7 @@ usb_host0_ehci: usb@ff500000 {
|
||||
usb_host1: usb@ff540000 {
|
||||
compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
|
||||
"snps,dwc2";
|
||||
reg = <0xff540000 0x40000>;
|
||||
reg = <0x0 0xff540000 0x0 0x40000>;
|
||||
interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_USBHOST1>;
|
||||
clock-names = "otg";
|
||||
@ -599,7 +599,7 @@ usb_host1: usb@ff540000 {
|
||||
usb_otg: usb@ff580000 {
|
||||
compatible = "rockchip,rk3288-usb", "rockchip,rk3066-usb",
|
||||
"snps,dwc2";
|
||||
reg = <0xff580000 0x40000>;
|
||||
reg = <0x0 0xff580000 0x0 0x40000>;
|
||||
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_OTG0>;
|
||||
clock-names = "otg";
|
||||
@ -614,7 +614,7 @@ usb_otg: usb@ff580000 {
|
||||
|
||||
usb_hsic: usb@ff5c0000 {
|
||||
compatible = "generic-ehci";
|
||||
reg = <0xff5c0000 0x100>;
|
||||
reg = <0x0 0xff5c0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_HSIC>;
|
||||
clock-names = "usbhost";
|
||||
@ -623,7 +623,7 @@ usb_hsic: usb@ff5c0000 {
|
||||
|
||||
i2c0: i2c@ff650000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff650000 0x1000>;
|
||||
reg = <0x0 0xff650000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -636,7 +636,7 @@ i2c0: i2c@ff650000 {
|
||||
|
||||
i2c2: i2c@ff660000 {
|
||||
compatible = "rockchip,rk3288-i2c";
|
||||
reg = <0xff660000 0x1000>;
|
||||
reg = <0x0 0xff660000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -649,7 +649,7 @@ i2c2: i2c@ff660000 {
|
||||
|
||||
pwm0: pwm@ff680000 {
|
||||
compatible = "rockchip,rk3288-pwm";
|
||||
reg = <0xff680000 0x10>;
|
||||
reg = <0x0 0xff680000 0x0 0x10>;
|
||||
#pwm-cells = <3>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm0_pin>;
|
||||
@ -660,7 +660,7 @@ pwm0: pwm@ff680000 {
|
||||
|
||||
pwm1: pwm@ff680010 {
|
||||
compatible = "rockchip,rk3288-pwm";
|
||||
reg = <0xff680010 0x10>;
|
||||
reg = <0x0 0xff680010 0x0 0x10>;
|
||||
#pwm-cells = <3>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm1_pin>;
|
||||
@ -671,7 +671,7 @@ pwm1: pwm@ff680010 {
|
||||
|
||||
pwm2: pwm@ff680020 {
|
||||
compatible = "rockchip,rk3288-pwm";
|
||||
reg = <0xff680020 0x10>;
|
||||
reg = <0x0 0xff680020 0x0 0x10>;
|
||||
#pwm-cells = <3>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm2_pin>;
|
||||
@ -682,7 +682,7 @@ pwm2: pwm@ff680020 {
|
||||
|
||||
pwm3: pwm@ff680030 {
|
||||
compatible = "rockchip,rk3288-pwm";
|
||||
reg = <0xff680030 0x10>;
|
||||
reg = <0x0 0xff680030 0x0 0x10>;
|
||||
#pwm-cells = <2>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm3_pin>;
|
||||
@ -693,10 +693,10 @@ pwm3: pwm@ff680030 {
|
||||
|
||||
bus_intmem@ff700000 {
|
||||
compatible = "mmio-sram";
|
||||
reg = <0xff700000 0x18000>;
|
||||
reg = <0x0 0xff700000 0x0 0x18000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges = <0 0xff700000 0x18000>;
|
||||
ranges = <0 0x0 0xff700000 0x18000>;
|
||||
smp-sram@0 {
|
||||
compatible = "rockchip,rk3066-smp-sram";
|
||||
reg = <0x00 0x10>;
|
||||
@ -705,12 +705,12 @@ smp-sram@0 {
|
||||
|
||||
sram@ff720000 {
|
||||
compatible = "rockchip,rk3288-pmu-sram", "mmio-sram";
|
||||
reg = <0xff720000 0x1000>;
|
||||
reg = <0x0 0xff720000 0x0 0x1000>;
|
||||
};
|
||||
|
||||
pmu: power-management@ff730000 {
|
||||
compatible = "rockchip,rk3288-pmu", "syscon", "simple-mfd";
|
||||
reg = <0xff730000 0x100>;
|
||||
reg = <0x0 0xff730000 0x0 0x100>;
|
||||
|
||||
power: power-controller {
|
||||
compatible = "rockchip,rk3288-power-controller";
|
||||
@ -831,12 +831,12 @@ reboot-mode {
|
||||
|
||||
sgrf: syscon@ff740000 {
|
||||
compatible = "rockchip,rk3288-sgrf", "syscon";
|
||||
reg = <0xff740000 0x1000>;
|
||||
reg = <0x0 0xff740000 0x0 0x1000>;
|
||||
};
|
||||
|
||||
cru: clock-controller@ff760000 {
|
||||
compatible = "rockchip,rk3288-cru";
|
||||
reg = <0xff760000 0x1000>;
|
||||
reg = <0x0 0xff760000 0x0 0x1000>;
|
||||
rockchip,grf = <&grf>;
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
@ -854,7 +854,7 @@ cru: clock-controller@ff760000 {
|
||||
|
||||
grf: syscon@ff770000 {
|
||||
compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
|
||||
reg = <0xff770000 0x1000>;
|
||||
reg = <0x0 0xff770000 0x0 0x1000>;
|
||||
|
||||
edp_phy: edp-phy {
|
||||
compatible = "rockchip,rk3288-dp-phy";
|
||||
@ -903,7 +903,7 @@ usbphy2: usb-phy@348 {
|
||||
|
||||
wdt: watchdog@ff800000 {
|
||||
compatible = "rockchip,rk3288-wdt", "snps,dw-wdt";
|
||||
reg = <0xff800000 0x100>;
|
||||
reg = <0x0 0xff800000 0x0 0x100>;
|
||||
clocks = <&cru PCLK_WDT>;
|
||||
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
||||
status = "disabled";
|
||||
@ -911,7 +911,7 @@ wdt: watchdog@ff800000 {
|
||||
|
||||
spdif: sound@ff88b0000 {
|
||||
compatible = "rockchip,rk3288-spdif", "rockchip,rk3066-spdif";
|
||||
reg = <0xff8b0000 0x10000>;
|
||||
reg = <0x0 0xff8b0000 0x0 0x10000>;
|
||||
#sound-dai-cells = <0>;
|
||||
clock-names = "hclk", "mclk";
|
||||
clocks = <&cru HCLK_SPDIF8CH>, <&cru SCLK_SPDIF8CH>;
|
||||
@ -926,7 +926,7 @@ spdif: sound@ff88b0000 {
|
||||
|
||||
i2s: i2s@ff890000 {
|
||||
compatible = "rockchip,rk3288-i2s", "rockchip,rk3066-i2s";
|
||||
reg = <0xff890000 0x10000>;
|
||||
reg = <0x0 0xff890000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
@ -943,7 +943,7 @@ i2s: i2s@ff890000 {
|
||||
|
||||
crypto: cypto-controller@ff8a0000 {
|
||||
compatible = "rockchip,rk3288-crypto";
|
||||
reg = <0xff8a0000 0x4000>;
|
||||
reg = <0x0 0xff8a0000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru ACLK_CRYPTO>, <&cru HCLK_CRYPTO>,
|
||||
<&cru SCLK_CRYPTO>, <&cru ACLK_DMAC1>;
|
||||
@ -953,9 +953,28 @@ crypto: cypto-controller@ff8a0000 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
iep_mmu: iommu@ff900800 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x0 0xff900800 0x0 0x40>;
|
||||
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH 0>;
|
||||
interrupt-names = "iep_mmu";
|
||||
#iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
isp_mmu: iommu@ff914000 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x0 0xff914000 0x0 0x100>, <0x0 0xff915000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "isp_mmu";
|
||||
#iommu-cells = <0>;
|
||||
rockchip,disable-mmu-reset;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
vopb: vop@ff930000 {
|
||||
compatible = "rockchip,rk3288-vop";
|
||||
reg = <0xff930000 0x19c>;
|
||||
reg = <0x0 0xff930000 0x0 0x19c>;
|
||||
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>;
|
||||
clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
||||
@ -988,7 +1007,7 @@ vopb_out_mipi: endpoint@2 {
|
||||
|
||||
vopb_mmu: iommu@ff930300 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0xff930300 0x100>;
|
||||
reg = <0x0 0xff930300 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vopb_mmu";
|
||||
power-domains = <&power RK3288_PD_VIO>;
|
||||
@ -998,7 +1017,7 @@ vopb_mmu: iommu@ff930300 {
|
||||
|
||||
vopl: vop@ff940000 {
|
||||
compatible = "rockchip,rk3288-vop";
|
||||
reg = <0xff940000 0x19c>;
|
||||
reg = <0x0 0xff940000 0x0 0x19c>;
|
||||
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru ACLK_VOP1>, <&cru DCLK_VOP1>, <&cru HCLK_VOP1>;
|
||||
clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
|
||||
@ -1031,7 +1050,7 @@ vopl_out_mipi: endpoint@2 {
|
||||
|
||||
vopl_mmu: iommu@ff940300 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0xff940300 0x100>;
|
||||
reg = <0x0 0xff940300 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vopl_mmu";
|
||||
power-domains = <&power RK3288_PD_VIO>;
|
||||
@ -1041,7 +1060,7 @@ vopl_mmu: iommu@ff940300 {
|
||||
|
||||
mipi_dsi: mipi@ff960000 {
|
||||
compatible = "rockchip,rk3288-mipi-dsi", "snps,dw-mipi-dsi";
|
||||
reg = <0xff960000 0x4000>;
|
||||
reg = <0x0 0xff960000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_MIPIDSI_24M>, <&cru PCLK_MIPI_DSI0>;
|
||||
clock-names = "ref", "pclk";
|
||||
@ -1069,7 +1088,7 @@ mipi_in_vopl: endpoint@1 {
|
||||
|
||||
edp: dp@ff970000 {
|
||||
compatible = "rockchip,rk3288-dp";
|
||||
reg = <0xff970000 0x4000>;
|
||||
reg = <0x0 0xff970000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_EDP>, <&cru PCLK_EDP_CTRL>;
|
||||
clock-names = "dp", "pclk";
|
||||
@ -1101,7 +1120,7 @@ edp_in_vopl: endpoint@1 {
|
||||
|
||||
hdmi: hdmi@ff980000 {
|
||||
compatible = "rockchip,rk3288-dw-hdmi";
|
||||
reg = <0xff980000 0x20000>;
|
||||
reg = <0x0 0xff980000 0x0 0x20000>;
|
||||
reg-io-width = <4>;
|
||||
rockchip,grf = <&grf>;
|
||||
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@ -1126,9 +1145,27 @@ hdmi_in_vopl: endpoint@1 {
|
||||
};
|
||||
};
|
||||
|
||||
vpu_mmu: iommu@ff9a0800 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x0 0xff9a0800 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "vpu_mmu";
|
||||
#iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
hevc_mmu: iommu@ff9c0440 {
|
||||
compatible = "rockchip,iommu";
|
||||
reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
|
||||
interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "hevc_mmu";
|
||||
#iommu-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
gpu: gpu@ffa30000 {
|
||||
compatible = "rockchip,rk3288-mali", "arm,mali-t760";
|
||||
reg = <0xffa30000 0x10000>;
|
||||
reg = <0x0 0xffa30000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
|
||||
@ -1170,72 +1207,72 @@ opp@600000000 {
|
||||
|
||||
qos_gpu_r: qos@ffaa0000 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffaa0000 0x20>;
|
||||
reg = <0x0 0xffaa0000 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_gpu_w: qos@ffaa0080 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffaa0080 0x20>;
|
||||
reg = <0x0 0xffaa0080 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio1_vop: qos@ffad0000 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0000 0x20>;
|
||||
reg = <0x0 0xffad0000 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio1_isp_w0: qos@ffad0100 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0100 0x20>;
|
||||
reg = <0x0 0xffad0100 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio1_isp_w1: qos@ffad0180 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0180 0x20>;
|
||||
reg = <0x0 0xffad0180 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio0_vop: qos@ffad0400 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0400 0x20>;
|
||||
reg = <0x0 0xffad0400 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio0_vip: qos@ffad0480 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0480 0x20>;
|
||||
reg = <0x0 0xffad0480 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio0_iep: qos@ffad0500 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0500 0x20>;
|
||||
reg = <0x0 0xffad0500 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio2_rga_r: qos@ffad0800 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0800 0x20>;
|
||||
reg = <0x0 0xffad0800 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio2_rga_w: qos@ffad0880 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0880 0x20>;
|
||||
reg = <0x0 0xffad0880 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_vio1_isp_r: qos@ffad0900 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffad0900 0x20>;
|
||||
reg = <0x0 0xffad0900 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_video: qos@ffae0000 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffae0000 0x20>;
|
||||
reg = <0x0 0xffae0000 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_hevc_r: qos@ffaf0000 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffaf0000 0x20>;
|
||||
reg = <0x0 0xffaf0000 0x0 0x20>;
|
||||
};
|
||||
|
||||
qos_hevc_w: qos@ffaf0080 {
|
||||
compatible = "syscon";
|
||||
reg = <0xffaf0080 0x20>;
|
||||
reg = <0x0 0xffaf0080 0x0 0x20>;
|
||||
};
|
||||
|
||||
gic: interrupt-controller@ffc01000 {
|
||||
@ -1244,16 +1281,16 @@ gic: interrupt-controller@ffc01000 {
|
||||
#interrupt-cells = <3>;
|
||||
#address-cells = <0>;
|
||||
|
||||
reg = <0xffc01000 0x1000>,
|
||||
<0xffc02000 0x2000>,
|
||||
<0xffc04000 0x2000>,
|
||||
<0xffc06000 0x2000>;
|
||||
reg = <0x0 0xffc01000 0x0 0x1000>,
|
||||
<0x0 0xffc02000 0x0 0x2000>,
|
||||
<0x0 0xffc04000 0x0 0x2000>,
|
||||
<0x0 0xffc06000 0x0 0x2000>;
|
||||
interrupts = <GIC_PPI 9 0xf04>;
|
||||
};
|
||||
|
||||
efuse: efuse@ffb40000 {
|
||||
compatible = "rockchip,rk3288-efuse";
|
||||
reg = <0xffb40000 0x20>;
|
||||
reg = <0x0 0xffb40000 0x0 0x20>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
clocks = <&cru PCLK_EFUSE256>;
|
||||
@ -1268,13 +1305,13 @@ pinctrl: pinctrl {
|
||||
compatible = "rockchip,rk3288-pinctrl";
|
||||
rockchip,grf = <&grf>;
|
||||
rockchip,pmu = <&pmu>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
gpio0: gpio0@ff750000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff750000 0x100>;
|
||||
reg = <0x0 0xff750000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO0>;
|
||||
|
||||
@ -1287,7 +1324,7 @@ gpio0: gpio0@ff750000 {
|
||||
|
||||
gpio1: gpio1@ff780000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff780000 0x100>;
|
||||
reg = <0x0 0xff780000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO1>;
|
||||
|
||||
@ -1300,7 +1337,7 @@ gpio1: gpio1@ff780000 {
|
||||
|
||||
gpio2: gpio2@ff790000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff790000 0x100>;
|
||||
reg = <0x0 0xff790000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO2>;
|
||||
|
||||
@ -1313,7 +1350,7 @@ gpio2: gpio2@ff790000 {
|
||||
|
||||
gpio3: gpio3@ff7a0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7a0000 0x100>;
|
||||
reg = <0x0 0xff7a0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO3>;
|
||||
|
||||
@ -1326,7 +1363,7 @@ gpio3: gpio3@ff7a0000 {
|
||||
|
||||
gpio4: gpio4@ff7b0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7b0000 0x100>;
|
||||
reg = <0x0 0xff7b0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO4>;
|
||||
|
||||
@ -1339,7 +1376,7 @@ gpio4: gpio4@ff7b0000 {
|
||||
|
||||
gpio5: gpio5@ff7c0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7c0000 0x100>;
|
||||
reg = <0x0 0xff7c0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO5>;
|
||||
|
||||
@ -1352,7 +1389,7 @@ gpio5: gpio5@ff7c0000 {
|
||||
|
||||
gpio6: gpio6@ff7d0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7d0000 0x100>;
|
||||
reg = <0x0 0xff7d0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO6>;
|
||||
|
||||
@ -1365,7 +1402,7 @@ gpio6: gpio6@ff7d0000 {
|
||||
|
||||
gpio7: gpio7@ff7e0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7e0000 0x100>;
|
||||
reg = <0x0 0xff7e0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO7>;
|
||||
|
||||
@ -1378,7 +1415,7 @@ gpio7: gpio7@ff7e0000 {
|
||||
|
||||
gpio8: gpio8@ff7f0000 {
|
||||
compatible = "rockchip,gpio-bank";
|
||||
reg = <0xff7f0000 0x100>;
|
||||
reg = <0x0 0xff7f0000 0x0 0x100>;
|
||||
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_GPIO8>;
|
||||
|
||||
|
||||
@ -54,12 +54,186 @@ memory@60000000 {
|
||||
chosen {
|
||||
stdout-path = "serial2:1500000n8";
|
||||
};
|
||||
|
||||
backlight: backlight {
|
||||
compatible = "pwm-backlight";
|
||||
brightness-levels = <
|
||||
0 1 2 3 4 5 6 7
|
||||
8 9 10 11 12 13 14 15
|
||||
16 17 18 19 20 21 22 23
|
||||
24 25 26 27 28 29 30 31
|
||||
32 33 34 35 36 37 38 39
|
||||
40 41 42 43 44 45 46 47
|
||||
48 49 50 51 52 53 54 55
|
||||
56 57 58 59 60 61 62 63
|
||||
64 65 66 67 68 69 70 71
|
||||
72 73 74 75 76 77 78 79
|
||||
80 81 82 83 84 85 86 87
|
||||
88 89 90 91 92 93 94 95
|
||||
96 97 98 99 100 101 102 103
|
||||
104 105 106 107 108 109 110 111
|
||||
112 113 114 115 116 117 118 119
|
||||
120 121 122 123 124 125 126 127
|
||||
128 129 130 131 132 133 134 135
|
||||
136 137 138 139 140 141 142 143
|
||||
144 145 146 147 148 149 150 151
|
||||
152 153 154 155 156 157 158 159
|
||||
160 161 162 163 164 165 166 167
|
||||
168 169 170 171 172 173 174 175
|
||||
176 177 178 179 180 181 182 183
|
||||
184 185 186 187 188 189 190 191
|
||||
192 193 194 195 196 197 198 199
|
||||
200 201 202 203 204 205 206 207
|
||||
208 209 210 211 212 213 214 215
|
||||
216 217 218 219 220 221 222 223
|
||||
224 225 226 227 228 229 230 231
|
||||
232 233 234 235 236 237 238 239
|
||||
240 241 242 243 244 245 246 247
|
||||
248 249 250 251 252 253 254 255>;
|
||||
default-brightness-level = <200>;
|
||||
pwms = <&pwm0 0 25000 0>;
|
||||
};
|
||||
|
||||
vcc_sys: vsys-regulator {
|
||||
compatible = "regulator-fixed";
|
||||
regulator-name = "vsys";
|
||||
regulator-min-microvolt = <5000000>;
|
||||
regulator-max-microvolt = <5000000>;
|
||||
regulator-boot-on;
|
||||
};
|
||||
};
|
||||
|
||||
&cpu0 {
|
||||
cpu-supply = <&vdd_core>;
|
||||
};
|
||||
|
||||
&i2c0 {
|
||||
status = "okay";
|
||||
i2c-scl-rising-time-ns = <275>;
|
||||
i2c-scl-falling-time-ns = <16>;
|
||||
clock-frequency = <400000>;
|
||||
|
||||
rk805: pmic@18 {
|
||||
compatible = "rockchip,rk805";
|
||||
reg = <0x18>;
|
||||
interrupt-parent = <&gpio0>;
|
||||
interrupts = <RK_PB4 IRQ_TYPE_LEVEL_LOW>;
|
||||
rockchip,system-power-controller;
|
||||
|
||||
vcc1-supply = <&vcc_sys>;
|
||||
vcc2-supply = <&vcc_sys>;
|
||||
vcc3-supply = <&vcc_sys>;
|
||||
vcc4-supply = <&vcc_sys>;
|
||||
vcc5-supply = <&vcc_sys>;
|
||||
vcc6-supply = <&vcc_sys>;
|
||||
|
||||
regulators {
|
||||
vdd_core: DCDC_REG1 {
|
||||
regulator-name= "vdd_core";
|
||||
regulator-min-microvolt = <700000>;
|
||||
regulator-max-microvolt = <1500000>;
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-enabled;
|
||||
regulator-state-uv = <900000>;
|
||||
};
|
||||
};
|
||||
|
||||
vdd_cam: DCDC_REG2 {
|
||||
regulator-name= "vdd_cam";
|
||||
regulator-min-microvolt = <700000>;
|
||||
regulator-max-microvolt = <2000000>;
|
||||
regulator-state-mem {
|
||||
regulator-state-disabled;
|
||||
};
|
||||
};
|
||||
|
||||
vcc_ddr: DCDC_REG3 {
|
||||
regulator-name= "vcc_ddr";
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-enabled;
|
||||
};
|
||||
};
|
||||
|
||||
vcc_io: DCDC_REG4 {
|
||||
regulator-name= "vcc_io";
|
||||
regulator-min-microvolt = <3300000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-enabled;
|
||||
regulator-state-uv = <3300000>;
|
||||
};
|
||||
};
|
||||
|
||||
vdd_10: LDO_REG1 {
|
||||
regulator-name= "vdd_10";
|
||||
regulator-min-microvolt = <1000000>;
|
||||
regulator-max-microvolt = <1000000>;
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-disabled;
|
||||
};
|
||||
};
|
||||
|
||||
vcc_18: LDO_REG2 {
|
||||
regulator-name= "vcc_18";
|
||||
regulator-min-microvolt = <1800000>;
|
||||
regulator-max-microvolt = <1800000>;
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-disabled;
|
||||
};
|
||||
};
|
||||
|
||||
vdd10_pmu: LDO_REG3 {
|
||||
regulator-name= "vdd10_pmu";
|
||||
regulator-min-microvolt = <1000000>;
|
||||
regulator-max-microvolt = <1000000>;
|
||||
regulator-always-on;
|
||||
regulator-boot-on;
|
||||
regulator-state-mem {
|
||||
regulator-state-enabled;
|
||||
regulator-state-uv = <1000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
bma250: accelerometer@19 {
|
||||
compatible = "bosch,bma250e";
|
||||
reg = <0x19>;
|
||||
interrupt-parent = <&gpio0>;
|
||||
interrupts = <RK_PB3 IRQ_TYPE_LEVEL_LOW>;
|
||||
};
|
||||
};
|
||||
|
||||
&pwm0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&sdmmc {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&u2phy {
|
||||
status = "okay";
|
||||
|
||||
u2phy_host: host-port {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
u2phy_otg: otg-port {
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
|
||||
&uart0 {
|
||||
status = "okay";
|
||||
};
|
||||
@ -71,3 +245,15 @@ &uart1 {
|
||||
&uart2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&usb_host_ehci {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&usb_host_ohci {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&usb_otg {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
@ -52,6 +52,10 @@ / {
|
||||
interrupt-parent = <&gic>;
|
||||
|
||||
aliases {
|
||||
i2c0 = &i2c0;
|
||||
i2c1 = &i2c1;
|
||||
i2c2 = &i2c2;
|
||||
i2c3 = &i2c3;
|
||||
serial0 = &uart0;
|
||||
serial1 = &uart1;
|
||||
serial2 = &uart2;
|
||||
@ -65,6 +69,33 @@ cpu0: cpu@f00 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0xf00>;
|
||||
clocks = <&cru ARMCLK>;
|
||||
operating-points-v2 = <&cpu_opp_table>;
|
||||
};
|
||||
};
|
||||
|
||||
cpu_opp_table: opp_table {
|
||||
compatible = "operating-points-v2";
|
||||
|
||||
opp-408000000 {
|
||||
opp-hz = /bits/ 64 <408000000>;
|
||||
opp-microvolt = <975000>;
|
||||
clock-latency-ns = <40000>;
|
||||
};
|
||||
opp-600000000 {
|
||||
opp-hz = /bits/ 64 <600000000>;
|
||||
opp-microvolt = <975000>;
|
||||
clock-latency-ns = <40000>;
|
||||
};
|
||||
opp-816000000 {
|
||||
opp-hz = /bits/ 64 <816000000>;
|
||||
opp-microvolt = <1025000>;
|
||||
clock-latency-ns = <40000>;
|
||||
};
|
||||
opp-1008000000 {
|
||||
opp-hz = /bits/ 64 <1008000000>;
|
||||
opp-microvolt = <1150000>;
|
||||
clock-latency-ns = <40000>;
|
||||
};
|
||||
};
|
||||
|
||||
@ -154,9 +185,221 @@ uart0: serial@10230000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c1: i2c@10240000 {
|
||||
compatible = "rockchip,rv1108-i2c";
|
||||
reg = <0x10240000 0x1000>;
|
||||
interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>;
|
||||
clock-names = "i2c", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c1_xfer>;
|
||||
rockchip,grf = <&grf>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c2: i2c@10250000 {
|
||||
compatible = "rockchip,rv1108-i2c";
|
||||
reg = <0x10250000 0x1000>;
|
||||
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&cru SCLK_I2C2>, <&cru PCLK_I2C2>;
|
||||
clock-names = "i2c", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c2m1_xfer>;
|
||||
rockchip,grf = <&grf>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c3: i2c@10260000 {
|
||||
compatible = "rockchip,rv1108-i2c";
|
||||
reg = <0x10260000 0x1000>;
|
||||
interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&cru SCLK_I2C3>, <&cru PCLK_I2C3>;
|
||||
clock-names = "i2c", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c3_xfer>;
|
||||
rockchip,grf = <&grf>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
spi: spi@10270000 {
|
||||
compatible = "rockchip,rv1108-spi";
|
||||
reg = <0x10270000 0x1000>;
|
||||
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_SPI>, <&cru PCLK_SPI>;
|
||||
clock-names = "spiclk", "apb_pclk";
|
||||
dmas = <&pdma 8>, <&pdma 9>;
|
||||
#dma-cells = <2>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm4: pwm@10280000 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x10280000 0x10>;
|
||||
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm4_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm5: pwm@10280010 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x10280010 0x10>;
|
||||
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm5_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm6: pwm@10280020 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x10280020 0x10>;
|
||||
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm6_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm7: pwm@10280030 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x10280030 0x10>;
|
||||
interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm7_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
grf: syscon@10300000 {
|
||||
compatible = "rockchip,rv1108-grf", "syscon";
|
||||
compatible = "rockchip,rv1108-grf", "syscon", "simple-mfd";
|
||||
reg = <0x10300000 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
u2phy: usb2-phy@100 {
|
||||
compatible = "rockchip,rv1108-usb2phy";
|
||||
reg = <0x100 0x0c>;
|
||||
clocks = <&cru SCLK_USBPHY>;
|
||||
clock-names = "phyclk";
|
||||
#clock-cells = <0>;
|
||||
clock-output-names = "usbphy";
|
||||
rockchip,usbgrf = <&usbgrf>;
|
||||
status = "disabled";
|
||||
|
||||
u2phy_otg: otg-port {
|
||||
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "otg-mux";
|
||||
#phy-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
u2phy_host: host-port {
|
||||
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "linestate";
|
||||
#phy-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
watchdog: wdt@10360000 {
|
||||
compatible = "snps,dw-wdt";
|
||||
reg = <0x10360000 0x100>;
|
||||
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru PCLK_WDT>;
|
||||
clock-names = "pclk_wdt";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
adc: adc@1038c000 {
|
||||
compatible = "rockchip,rv1108-saradc", "rockchip,rk3399-saradc";
|
||||
reg = <0x1038c000 0x100>;
|
||||
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#io-channel-cells = <1>;
|
||||
clock-frequency = <1000000>;
|
||||
clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
|
||||
clock-names = "saradc", "apb_pclk";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c0: i2c@20000000 {
|
||||
compatible = "rockchip,rv1108-i2c";
|
||||
reg = <0x20000000 0x1000>;
|
||||
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&cru SCLK_I2C0_PMU>, <&cru PCLK_I2C0_PMU>;
|
||||
clock-names = "i2c", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c0_xfer>;
|
||||
rockchip,grf = <&grf>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm0: pwm@20040000 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x20040000 0x10>;
|
||||
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM0_PMU>, <&cru PCLK_PWM0_PMU>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm0_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm1: pwm@20040010 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x20040010 0x10>;
|
||||
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM0_PMU>, <&cru PCLK_PWM0_PMU>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm1_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm2: pwm@20040020 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x20040020 0x10>;
|
||||
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM0_PMU>, <&cru PCLK_PWM0_PMU>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm2_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pwm3: pwm@20040030 {
|
||||
compatible = "rockchip,rv1108-pwm", "rockchip,rk3288-pwm";
|
||||
reg = <0x20040030 0x10>;
|
||||
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru SCLK_PWM0_PMU>, <&cru PCLK_PWM0_PMU>;
|
||||
clock-names = "pwm", "pclk";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pwm3_pin>;
|
||||
#pwm-cells = <3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pmugrf: syscon@20060000 {
|
||||
@ -164,6 +407,11 @@ pmugrf: syscon@20060000 {
|
||||
reg = <0x20060000 0x1000>;
|
||||
};
|
||||
|
||||
usbgrf: syscon@202a0000 {
|
||||
compatible = "rockchip,rv1108-usbgrf", "syscon";
|
||||
reg = <0x202a0000 0x1000>;
|
||||
};
|
||||
|
||||
cru: clock-controller@20200000 {
|
||||
compatible = "rockchip,rv1108-cru";
|
||||
reg = <0x20200000 0x1000>;
|
||||
@ -210,6 +458,45 @@ sdmmc: dwmmc@30130000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usb_host_ehci: usb@30140000 {
|
||||
compatible = "generic-ehci";
|
||||
reg = <0x30140000 0x20000>;
|
||||
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_HOST0>, <&u2phy>;
|
||||
clock-names = "usbhost", "utmi";
|
||||
phys = <&u2phy_host>;
|
||||
phy-names = "usb";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usb_host_ohci: usb@30160000 {
|
||||
compatible = "generic-ohci";
|
||||
reg = <0x30160000 0x20000>;
|
||||
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_HOST0>, <&u2phy>;
|
||||
clock-names = "usbhost", "utmi";
|
||||
phys = <&u2phy_host>;
|
||||
phy-names = "usb";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usb_otg: usb@30180000 {
|
||||
compatible = "rockchip,rv1108-usb", "rockchip,rk3066-usb",
|
||||
"snps,dwc2";
|
||||
reg = <0x30180000 0x40000>;
|
||||
interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cru HCLK_OTG>;
|
||||
clock-names = "otg";
|
||||
dr_mode = "otg";
|
||||
g-np-tx-fifo-size = <16>;
|
||||
g-rx-fifo-size = <280>;
|
||||
g-tx-fifo-size = <256 128 128 64 32 16>;
|
||||
g-use-dma;
|
||||
phys = <&u2phy_otg>;
|
||||
phy-names = "usb2-phy";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
gic: interrupt-controller@32010000 {
|
||||
compatible = "arm,gic-400";
|
||||
interrupt-controller;
|
||||
@ -303,6 +590,11 @@ pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma {
|
||||
drive-strength = <12>;
|
||||
};
|
||||
|
||||
pcfg_pull_none_smt: pcfg-pull-none-smt {
|
||||
bias-disable;
|
||||
input-schmitt-enable;
|
||||
};
|
||||
|
||||
pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {
|
||||
bias-pull-up;
|
||||
drive-strength = <8>;
|
||||
@ -330,6 +622,13 @@ pcfg_input_high: pcfg-input-high {
|
||||
input-enable;
|
||||
};
|
||||
|
||||
i2c0 {
|
||||
i2c0_xfer: i2c0-xfer {
|
||||
rockchip,pins = <0 RK_PB1 RK_FUNC_1 &pcfg_pull_none_smt>,
|
||||
<0 RK_PB2 RK_FUNC_1 &pcfg_pull_none_smt>;
|
||||
};
|
||||
};
|
||||
|
||||
i2c1 {
|
||||
i2c1_xfer: i2c1-xfer {
|
||||
rockchip,pins = <2 RK_PD3 RK_FUNC_1 &pcfg_pull_up>,
|
||||
@ -368,6 +667,54 @@ i2c3_xfer: i2c3-xfer {
|
||||
};
|
||||
};
|
||||
|
||||
pwm0 {
|
||||
pwm0_pin: pwm0-pin {
|
||||
rockchip,pins = <0 RK_PC5 RK_FUNC_1 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm1 {
|
||||
pwm1_pin: pwm1-pin {
|
||||
rockchip,pins = <0 RK_PC4 RK_FUNC_1 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm2 {
|
||||
pwm2_pin: pwm2-pin {
|
||||
rockchip,pins = <0 RK_PC6 RK_FUNC_1 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm3 {
|
||||
pwm3_pin: pwm3-pin {
|
||||
rockchip,pins = <0 RK_PC0 RK_FUNC_1 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm4 {
|
||||
pwm4_pin: pwm4-pin {
|
||||
rockchip,pins = <1 RK_PC1 RK_FUNC_3 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm5 {
|
||||
pwm5_pin: pwm5-pin {
|
||||
rockchip,pins = <1 RK_PA7 RK_FUNC_2 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm6 {
|
||||
pwm6_pin: pwm6-pin {
|
||||
rockchip,pins = <1 RK_PB0 RK_FUNC_2 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
pwm7 {
|
||||
pwm7_pin: pwm7-pin {
|
||||
rockchip,pins = <1 RK_PB1 RK_FUNC_2 &pcfg_pull_none>;
|
||||
};
|
||||
};
|
||||
|
||||
sdmmc {
|
||||
sdmmc_clk: sdmmc-clk {
|
||||
rockchip,pins = <3 RK_PC4 RK_FUNC_1 &pcfg_pull_none_drv_4ma>;
|
||||
|
||||
@ -43,12 +43,73 @@
|
||||
#define SCLK_SDMMC_SAMPLE 84
|
||||
#define SCLK_SDIO_SAMPLE 85
|
||||
#define SCLK_EMMC_SAMPLE 86
|
||||
#define SCLK_VENC_CORE 87
|
||||
#define SCLK_HEVC_CORE 88
|
||||
#define SCLK_HEVC_CABAC 89
|
||||
#define SCLK_PWM0_PMU 90
|
||||
#define SCLK_I2C0_PMU 91
|
||||
#define SCLK_WIFI 92
|
||||
#define SCLK_CIFOUT 93
|
||||
#define SCLK_MIPI_CSI_OUT 94
|
||||
#define SCLK_CIF0 95
|
||||
#define SCLK_CIF1 96
|
||||
#define SCLK_CIF2 97
|
||||
#define SCLK_CIF3 98
|
||||
#define SCLK_DSP 99
|
||||
#define SCLK_DSP_IOP 100
|
||||
#define SCLK_DSP_EPP 101
|
||||
#define SCLK_DSP_EDP 102
|
||||
#define SCLK_DSP_EDAP 103
|
||||
#define SCLK_CVBS_HOST 104
|
||||
#define SCLK_HDMI_SFR 105
|
||||
#define SCLK_HDMI_CEC 106
|
||||
#define SCLK_CRYPTO 107
|
||||
#define SCLK_SPI 108
|
||||
#define SCLK_SARADC 109
|
||||
#define SCLK_TSADC 110
|
||||
#define SCLK_MACPHY_PRE 111
|
||||
#define SCLK_MACPHY 112
|
||||
#define SCLK_MACPHY_RX 113
|
||||
#define SCLK_MAC_REF 114
|
||||
#define SCLK_MAC_REFOUT 115
|
||||
#define SCLK_DSP_PFM 116
|
||||
#define SCLK_RGA 117
|
||||
#define SCLK_I2C1 118
|
||||
#define SCLK_I2C2 119
|
||||
#define SCLK_I2C3 120
|
||||
#define SCLK_PWM 121
|
||||
#define SCLK_ISP 122
|
||||
#define SCLK_USBPHY 123
|
||||
#define SCLK_I2S0_SRC 124
|
||||
#define SCLK_I2S1_SRC 125
|
||||
#define SCLK_I2S2_SRC 126
|
||||
#define SCLK_UART0_SRC 127
|
||||
#define SCLK_UART1_SRC 128
|
||||
#define SCLK_UART2_SRC 129
|
||||
|
||||
#define DCLK_VOP_SRC 185
|
||||
#define DCLK_HDMIPHY 186
|
||||
#define DCLK_VOP 187
|
||||
|
||||
/* aclk gates */
|
||||
#define ACLK_DMAC 192
|
||||
#define ACLK_PRE 193
|
||||
#define ACLK_CORE 194
|
||||
#define ACLK_ENMCORE 195
|
||||
#define ACLK_RKVENC 196
|
||||
#define ACLK_RKVDEC 197
|
||||
#define ACLK_VPU 198
|
||||
#define ACLK_CIF0 199
|
||||
#define ACLK_VIO0 200
|
||||
#define ACLK_VIO1 201
|
||||
#define ACLK_VOP 202
|
||||
#define ACLK_IEP 203
|
||||
#define ACLK_RGA 204
|
||||
#define ACLK_ISP 205
|
||||
#define ACLK_CIF1 206
|
||||
#define ACLK_CIF2 207
|
||||
#define ACLK_CIF3 208
|
||||
#define ACLK_PERI 209
|
||||
|
||||
/* pclk gates */
|
||||
#define PCLK_GPIO1 256
|
||||
@ -67,10 +128,23 @@
|
||||
#define PCLK_PWM 269
|
||||
#define PCLK_TIMER 270
|
||||
#define PCLK_PERI 271
|
||||
#define PCLK_GPIO0_PMU 272
|
||||
#define PCLK_I2C0_PMU 273
|
||||
#define PCLK_PWM0_PMU 274
|
||||
#define PCLK_ISP 275
|
||||
#define PCLK_VIO 276
|
||||
#define PCLK_MIPI_DSI 277
|
||||
#define PCLK_HDMI_CTRL 278
|
||||
#define PCLK_SARADC 279
|
||||
#define PCLK_DSP_CFG 280
|
||||
#define PCLK_BUS 281
|
||||
#define PCLK_EFUSE0 282
|
||||
#define PCLK_EFUSE1 283
|
||||
#define PCLK_WDT 284
|
||||
|
||||
/* hclk gates */
|
||||
#define HCLK_I2S0_8CH 320
|
||||
#define HCLK_I2S1_8CH 321
|
||||
#define HCLK_I2S1_2CH 321
|
||||
#define HCLK_I2S2_2CH 322
|
||||
#define HCLK_NANDC 323
|
||||
#define HCLK_SDMMC 324
|
||||
@ -78,20 +152,37 @@
|
||||
#define HCLK_EMMC 326
|
||||
#define HCLK_PERI 327
|
||||
#define HCLK_SFC 328
|
||||
#define HCLK_RKVENC 329
|
||||
#define HCLK_RKVDEC 330
|
||||
#define HCLK_CIF0 331
|
||||
#define HCLK_VIO 332
|
||||
#define HCLK_VOP 333
|
||||
#define HCLK_IEP 334
|
||||
#define HCLK_RGA 335
|
||||
#define HCLK_ISP 336
|
||||
#define HCLK_CRYPTO_MST 337
|
||||
#define HCLK_CRYPTO_SLV 338
|
||||
#define HCLK_HOST0 339
|
||||
#define HCLK_OTG 340
|
||||
#define HCLK_CIF1 341
|
||||
#define HCLK_CIF2 342
|
||||
#define HCLK_CIF3 343
|
||||
#define HCLK_BUS 344
|
||||
#define HCLK_VPU 345
|
||||
|
||||
#define CLK_NR_CLKS (HCLK_SFC + 1)
|
||||
#define CLK_NR_CLKS (HCLK_VPU + 1)
|
||||
|
||||
/* reset id */
|
||||
#define SRST_CORE_PO_AD 0
|
||||
#define SRST_CORE_PO_AD 0
|
||||
#define SRST_CORE_AD 1
|
||||
#define SRST_L2_AD 2
|
||||
#define SRST_CPU_NIU_AD 3
|
||||
#define SRST_CPU_NIU_AD 3
|
||||
#define SRST_CORE_PO 4
|
||||
#define SRST_CORE 5
|
||||
#define SRST_L2 6
|
||||
#define SRST_L2 6
|
||||
#define SRST_CORE_DBG 8
|
||||
#define PRST_DBG 9
|
||||
#define RST_DAP 10
|
||||
#define RST_DAP 10
|
||||
#define PRST_DBG_NIU 11
|
||||
#define ARST_STRC_SYS_AD 15
|
||||
|
||||
@ -158,9 +249,9 @@
|
||||
#define HRST_SYSBUS 75
|
||||
#define PRST_USBGRF 76
|
||||
|
||||
#define ARST_PERIPH_NIU 80
|
||||
#define HRST_PERIPH_NIU 81
|
||||
#define PRST_PERIPH_NIU 82
|
||||
#define ARST_PERIPH_NIU 80
|
||||
#define HRST_PERIPH_NIU 81
|
||||
#define PRST_PERIPH_NIU 82
|
||||
#define HRST_PERIPH 83
|
||||
#define HRST_SDMMC 84
|
||||
#define HRST_SDIO 85
|
||||
@ -178,7 +269,7 @@
|
||||
#define HRST_HOST0_AUX 96
|
||||
#define HRST_HOST0_ARB 97
|
||||
#define SRST_HOST0_EHCIPHY 98
|
||||
#define SRST_HOST0_UTMI 99
|
||||
#define SRST_HOST0_UTMI 99
|
||||
#define SRST_USBPOR 100
|
||||
#define SRST_UTMI0 101
|
||||
#define SRST_UTMI1 102
|
||||
@ -225,21 +316,21 @@
|
||||
#define HRST_VPU_NIU 141
|
||||
#define ARST_VPU 142
|
||||
#define HRST_VPU 143
|
||||
#define ARST_RKVDEC_NIU 144
|
||||
#define HRST_RKVDEC_NIU 145
|
||||
#define ARST_RKVDEC_NIU 144
|
||||
#define HRST_RKVDEC_NIU 145
|
||||
#define ARST_RKVDEC 146
|
||||
#define HRST_RKVDEC 147
|
||||
#define SRST_RKVDEC_CABAC 148
|
||||
#define SRST_RKVDEC_CORE 149
|
||||
#define ARST_RKVENC_NIU 150
|
||||
#define HRST_RKVENC_NIU 151
|
||||
#define ARST_RKVENC_NIU 150
|
||||
#define HRST_RKVENC_NIU 151
|
||||
#define ARST_RKVENC 152
|
||||
#define HRST_RKVENC 153
|
||||
#define SRST_RKVENC_CORE 154
|
||||
|
||||
#define SRST_DSP_CORE 156
|
||||
#define SRST_DSP_SYS 157
|
||||
#define SRST_DSP_GLOBAL 158
|
||||
#define SRST_DSP_GLOBAL 158
|
||||
#define SRST_DSP_OECM 159
|
||||
#define PRST_DSP_IOP_NIU 160
|
||||
#define ARST_DSP_EPP_NIU 161
|
||||
@ -257,7 +348,7 @@
|
||||
#define SRST_PMU_I2C0 173
|
||||
#define PRST_PMU_I2C0 174
|
||||
#define PRST_PMU_GPIO0 175
|
||||
#define PRST_PMU_INTMEM 176
|
||||
#define PRST_PMU_INTMEM 176
|
||||
#define PRST_PMU_PWM0 177
|
||||
#define SRST_PMU_PWM0 178
|
||||
#define PRST_PMU_GRF 179
|
||||
|
||||
Loading…
Reference in New Issue
Block a user