mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-25 18:30:55 +07:00
vmxnet3: remove unnecessary byteswapping in BAR writing macros
readl/writel swap to little-endian internally. Signed-off-by: Harvey Harrison <harvey.harrison@gmail.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
870be39258
commit
b8744cabb7
@ -330,14 +330,14 @@ struct vmxnet3_adapter {
|
||||
};
|
||||
|
||||
#define VMXNET3_WRITE_BAR0_REG(adapter, reg, val) \
|
||||
writel(cpu_to_le32(val), (adapter)->hw_addr0 + (reg))
|
||||
writel((val), (adapter)->hw_addr0 + (reg))
|
||||
#define VMXNET3_READ_BAR0_REG(adapter, reg) \
|
||||
le32_to_cpu(readl((adapter)->hw_addr0 + (reg)))
|
||||
readl((adapter)->hw_addr0 + (reg))
|
||||
|
||||
#define VMXNET3_WRITE_BAR1_REG(adapter, reg, val) \
|
||||
writel(cpu_to_le32(val), (adapter)->hw_addr1 + (reg))
|
||||
writel((val), (adapter)->hw_addr1 + (reg))
|
||||
#define VMXNET3_READ_BAR1_REG(adapter, reg) \
|
||||
le32_to_cpu(readl((adapter)->hw_addr1 + (reg)))
|
||||
readl((adapter)->hw_addr1 + (reg))
|
||||
|
||||
#define VMXNET3_WAKE_QUEUE_THRESHOLD(tq) (5)
|
||||
#define VMXNET3_RX_ALLOC_THRESHOLD(rq, ring_idx, adapter) \
|
||||
|
Loading…
Reference in New Issue
Block a user