mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-04 10:06:47 +07:00
mmc: sdhci: enable tuning for DDR50
CMD19 tuning is also available for DDR50 mode. Signed-off-by: Weijun Yang <york.yang@csr.com> Signed-off-by: Barry Song <Baohua.Song@csr.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
4324f6de6d
commit
9faac7b95e
@ -1895,9 +1895,9 @@ static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode)
|
||||
tuning_count = host->tuning_count;
|
||||
|
||||
/*
|
||||
* The Host Controller needs tuning only in case of SDR104 mode
|
||||
* and for SDR50 mode when Use Tuning for SDR50 is set in the
|
||||
* Capabilities register.
|
||||
* The Host Controller needs tuning in case of SDR104 and DDR50
|
||||
* mode, and for SDR50 mode when Use Tuning for SDR50 is set in
|
||||
* the Capabilities register.
|
||||
* If the Host Controller supports the HS200 mode then the
|
||||
* tuning function has to be executed.
|
||||
*/
|
||||
@ -1917,6 +1917,7 @@ static int sdhci_execute_tuning(struct mmc_host *mmc, u32 opcode)
|
||||
break;
|
||||
|
||||
case MMC_TIMING_UHS_SDR104:
|
||||
case MMC_TIMING_UHS_DDR50:
|
||||
break;
|
||||
|
||||
case MMC_TIMING_UHS_SDR50:
|
||||
|
Loading…
Reference in New Issue
Block a user