mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 05:16:53 +07:00
ARM: dts: socfpga: update L2 tag and data latency
Sets the appropriate L2-cache latencies for the SOCFPGA platform. Signed-off-by: Dinh Nguyen <dinguyen@altera.com>
This commit is contained in:
parent
374b105797
commit
9a21e55d77
@ -467,6 +467,8 @@ L2: l2-cache@fffef000 {
|
||||
interrupts = <0 38 0x04>;
|
||||
cache-unified;
|
||||
cache-level = <2>;
|
||||
arm,tag-latency = <1 1 1>;
|
||||
arm,data-latency = <2 1 1>;
|
||||
};
|
||||
|
||||
/* Local timer */
|
||||
|
Loading…
Reference in New Issue
Block a user