mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 13:36:44 +07:00
drm/amd/pp: Set Max clock level to display by default
avoid the error in dmesg: [drm:dm_pp_get_static_clocks] *ERROR* DM_PPLIB: invalid powerlevel state: 0! Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Reviewed-by: Harry Wentland <harry.wentland@amd.com> Signed-off-by: Rex Zhu <Rex.Zhu@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
a0c3bf0ff4
commit
97e8f102f5
@ -998,7 +998,7 @@ static int pp_get_display_power_level(void *handle,
|
||||
static int pp_get_current_clocks(void *handle,
|
||||
struct amd_pp_clock_info *clocks)
|
||||
{
|
||||
struct amd_pp_simple_clock_info simple_clocks;
|
||||
struct amd_pp_simple_clock_info simple_clocks = { 0 };
|
||||
struct pp_clock_info hw_clocks;
|
||||
struct pp_hwmgr *hwmgr = handle;
|
||||
int ret = 0;
|
||||
@ -1034,7 +1034,10 @@ static int pp_get_current_clocks(void *handle,
|
||||
clocks->max_engine_clock_in_sr = hw_clocks.max_eng_clk;
|
||||
clocks->min_engine_clock_in_sr = hw_clocks.min_eng_clk;
|
||||
|
||||
clocks->max_clocks_state = simple_clocks.level;
|
||||
if (simple_clocks.level == 0)
|
||||
clocks->max_clocks_state = PP_DAL_POWERLEVEL_7;
|
||||
else
|
||||
clocks->max_clocks_state = simple_clocks.level;
|
||||
|
||||
if (0 == phm_get_current_shallow_sleep_clocks(hwmgr, &hwmgr->current_ps->hardware, &hw_clocks)) {
|
||||
clocks->max_engine_clock_in_sr = hw_clocks.max_eng_clk;
|
||||
@ -1137,6 +1140,8 @@ static int pp_get_display_mode_validation_clocks(void *handle,
|
||||
if (!hwmgr || !hwmgr->pm_en ||!clocks)
|
||||
return -EINVAL;
|
||||
|
||||
clocks->level = PP_DAL_POWERLEVEL_7;
|
||||
|
||||
mutex_lock(&hwmgr->smu_lock);
|
||||
|
||||
if (phm_cap_enabled(hwmgr->platform_descriptor.platformCaps, PHM_PlatformCaps_DynamicPatchPowerState))
|
||||
|
Loading…
Reference in New Issue
Block a user