AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-24 18:10:52 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

blackfin: fix L1 data A overflow link issue

Browse Source 
This patch fix below compile error:
"bfin-uclinux-ld: L1 data A overflow!"

It is due to the recent lib/gen_crc32table.c change:
46c5801eaf
crc32: bolt on crc32c

it added 8KiB more data to __cacheline_aligned which cause blackfin L1 data
cache overflow.

Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Signed-off-by: Bob Liu <lliubbo@gmail.com>
This commit is contained in:
Mike Frysinger 2012-03-28 11:43:02 +08:00 committed by Bob Liu
parent 5d32c88f0b
commit 95fc2d8f96
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/blackfin/Kconfig
View File

@ -823,7 +823,7 @@ config CACHELINE_ALIGNED_L1
bool "Locate cacheline_aligned data to L1 Data Memory" bool "Locate cacheline_aligned data to L1 Data Memory"
default y if !BF54x default y if !BF54x
default n if BF54x default n if BF54x
depends on !SMP && !BF531 depends on !SMP && !BF531 && !CRC32
help help
If enabled, cacheline_aligned data is linked If enabled, cacheline_aligned data is linked
into L1 data memory. (less latency) into L1 data memory. (less latency)