AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-26 16:40:55 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

net: phy: meson-gxl: check phy_write return value

Browse Source 
Always check phy_write return values. Better to be safe than sorry

Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Jerome Brunet 2017-12-18 10:44:40 +01:00 committed by David S. Miller
parent e765508597
commit 9042b46eda
1 changed files with 38 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
drivers/net/phy/meson-gxl.c
View File

@ -26,27 +26,53 @@
static int meson_gxl_config_init(struct phy_device *phydev) static int meson_gxl_config_init(struct phy_device *phydev)
{ {
int ret;
/* Enable Analog and DSP register Bank access by */ /* Enable Analog and DSP register Bank access by */
phy_write(phydev, 0x14, 0x0000); ret = phy_write(phydev, 0x14, 0x0000);
phy_write(phydev, 0x14, 0x0400); if (ret)
phy_write(phydev, 0x14, 0x0000); return ret;
phy_write(phydev, 0x14, 0x0400); ret = phy_write(phydev, 0x14, 0x0400);
if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x0000);
if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x0400);
if (ret)
return ret;
/* Write Analog register 23 */ /* Write Analog register 23 */
phy_write(phydev, 0x17, 0x8E0D); ret = phy_write(phydev, 0x17, 0x8E0D);
phy_write(phydev, 0x14, 0x4417); if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x4417);
if (ret)
return ret;
/* Enable fractional PLL */ /* Enable fractional PLL */
phy_write(phydev, 0x17, 0x0005); ret = phy_write(phydev, 0x17, 0x0005);
phy_write(phydev, 0x14, 0x5C1B); if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x5C1B);
if (ret)
return ret;
/* Program fraction FR_PLL_DIV1 */ /* Program fraction FR_PLL_DIV1 */
phy_write(phydev, 0x17, 0x029A); ret = phy_write(phydev, 0x17, 0x029A);
phy_write(phydev, 0x14, 0x5C1D); if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x5C1D);
if (ret)
return ret;
/* Program fraction FR_PLL_DIV1 */ /* Program fraction FR_PLL_DIV1 */
phy_write(phydev, 0x17, 0xAAAA); ret = phy_write(phydev, 0x17, 0xAAAA);
phy_write(phydev, 0x14, 0x5C1C); if (ret)
return ret;
ret = phy_write(phydev, 0x14, 0x5C1C);
if (ret)
return ret;
return 0; return 0;
} }