AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-04-14 23:47:32 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

memory: tegra{20,30}-mc: Use dev_err_ratelimited()

Browse Source 
Introduce a new dev_*_ratelimited() instead of pr_*_ratelimited() for
better info to print.

Signed-off-by: Hiroshi DOYU <hdoyu@nvidia.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Hiroshi DOYU 2012-05-14 13:07:03 +03:00 committed by Greg Kroah-Hartman
parent 6ca0459303
commit 90394482b8
2 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
drivers/memory/tegra20-mc.c
View File

@ -161,7 +161,8 @@ static void tegra20_mc_decode(struct tegra20_mc *mc, int n)
idx = n - MC_INT_ERR_SHIFT; idx = n - MC_INT_ERR_SHIFT;
if ((idx < 0) || (idx >= ARRAY_SIZE(reg))) { if ((idx < 0) || (idx >= ARRAY_SIZE(reg))) {
pr_err_ratelimited("Unknown interrupt status %08lx\n", BIT(n)); dev_err_ratelimited(mc->dev, "Unknown interrupt status %08lx\n",
BIT(n));
return; return;
} }
@ -172,7 +173,7 @@ static void tegra20_mc_decode(struct tegra20_mc *mc, int n)
addr = mc_readl(mc, reg[idx].offset + sizeof(u32)); addr = mc_readl(mc, reg[idx].offset + sizeof(u32));
pr_err_ratelimited("%s (0x%08x): 0x%08x %s (%s %s)\n", dev_err_ratelimited(mc->dev, "%s (0x%08x): 0x%08x %s (%s %s)\n",
reg[idx].message, req, addr, client, reg[idx].message, req, addr, client,
(req & BIT(reg[idx].write_bit)) ? "write" : "read", (req & BIT(reg[idx].write_bit)) ? "write" : "read",
(reg[idx].offset == MC_SECURITY_VIOLATION_STATUS) ? (reg[idx].offset == MC_SECURITY_VIOLATION_STATUS) ?

5
drivers/memory/tegra30-mc.c
View File

@ -220,7 +220,8 @@ static void tegra30_mc_decode(struct tegra30_mc *mc, int n)
idx = n - MC_INT_ERR_SHIFT; idx = n - MC_INT_ERR_SHIFT;
if ((idx < 0) || (idx >= ARRAY_SIZE(mc_int_err)) || (idx == 1)) { if ((idx < 0) || (idx >= ARRAY_SIZE(mc_int_err)) || (idx == 1)) {
pr_err_ratelimited("Unknown interrupt status %08lx\n", BIT(n)); dev_err_ratelimited(mc->dev, "Unknown interrupt status %08lx\n",
BIT(n));
return; return;
} }
@ -243,7 +244,7 @@ static void tegra30_mc_decode(struct tegra30_mc *mc, int n)
addr = readl(mc + MC_ERR_ADR); addr = readl(mc + MC_ERR_ADR);
pr_err_ratelimited("%s (0x%08x): 0x%08x %s (%s %s %s %s)\n", dev_err_ratelimited(mc->dev, "%s (0x%08x): 0x%08x %s (%s %s %s %s)\n",
mc_int_err[idx], err, addr, client, mc_int_err[idx], err, addr, client,
(err & MC_ERR_SECURITY) ? "secure" : "non-secure", (err & MC_ERR_SECURITY) ? "secure" : "non-secure",
(err & MC_ERR_RW) ? "write" : "read", (err & MC_ERR_RW) ? "write" : "read",