mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-27 06:41:11 +07:00
x86: Use clflushopt in clflush_cache_range
If clflushopt is available on the system, use it instead of clflush in clflush_cache_range. Signed-off-by: Ross Zwisler <ross.zwisler@linux.intel.com> Link: http://lkml.kernel.org/r/1393441612-19729-3-git-send-email-ross.zwisler@linux.intel.com Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
This commit is contained in:
parent
171699f763
commit
8b80fd8b45
@ -126,8 +126,8 @@ within(unsigned long addr, unsigned long start, unsigned long end)
|
||||
* @vaddr: virtual start address
|
||||
* @size: number of bytes to flush
|
||||
*
|
||||
* clflush is an unordered instruction which needs fencing with mfence
|
||||
* to avoid ordering issues.
|
||||
* clflushopt is an unordered instruction which needs fencing with mfence or
|
||||
* sfence to avoid ordering issues.
|
||||
*/
|
||||
void clflush_cache_range(void *vaddr, unsigned int size)
|
||||
{
|
||||
@ -136,11 +136,11 @@ void clflush_cache_range(void *vaddr, unsigned int size)
|
||||
mb();
|
||||
|
||||
for (; vaddr < vend; vaddr += boot_cpu_data.x86_clflush_size)
|
||||
clflush(vaddr);
|
||||
clflushopt(vaddr);
|
||||
/*
|
||||
* Flush any possible final partial cacheline:
|
||||
*/
|
||||
clflush(vend);
|
||||
clflushopt(vend);
|
||||
|
||||
mb();
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user