mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-29 21:16:40 +07:00
ARM: tegra: Enable PCIe controller on Cardhu
Root port 2 is routed to the bottom connector on Cardhu and is used by the development dock to provide gigabit ethernet and USB functionality. Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
e07e3dbd9c
commit
89e7ada416
@ -31,6 +31,26 @@ memory {
|
|||||||
reg = <0x80000000 0x40000000>;
|
reg = <0x80000000 0x40000000>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pcie-controller {
|
||||||
|
status = "okay";
|
||||||
|
pex-clk-supply = <&pex_hvdd_3v3_reg>;
|
||||||
|
vdd-supply = <&ldo1_reg>;
|
||||||
|
avdd-supply = <&ldo2_reg>;
|
||||||
|
|
||||||
|
pci@1,0 {
|
||||||
|
nvidia,num-lanes = <4>;
|
||||||
|
};
|
||||||
|
|
||||||
|
pci@2,0 {
|
||||||
|
nvidia,num-lanes = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
pci@3,0 {
|
||||||
|
status = "okay";
|
||||||
|
nvidia,num-lanes = <1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
pinmux {
|
pinmux {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&state_default>;
|
pinctrl-0 = <&state_default>;
|
||||||
|
Loading…
Reference in New Issue
Block a user