AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-26 19:10:51 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ARM: shmobile: emev2 dtsi: Use generic names for device nodes

Browse Source 
smu -> clocks
sti -> timer
uart -> serial

All but "clocks" are defined in ePAPR v1.1.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Geert Uytterhoeven 2014-10-03 17:11:32 +02:00 committed by Simon Horman
parent e8e0a1c70c
commit 87982b2d9a
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
arch/arm/boot/dts/emev2.dtsi
View File

@ -55,7 +55,7 @@ pmu {
<0 121 IRQ_TYPE_LEVEL_HIGH>; <0 121 IRQ_TYPE_LEVEL_HIGH>;
}; };
smu@e0110000 { clocks@e0110000 {
compatible = "renesas,emev2-smu"; compatible = "renesas,emev2-smu";
reg = <0xe0110000 0x10000>; reg = <0xe0110000 0x10000>;
#address-cells = <2>; #address-cells = <2>;
@ -129,7 +129,7 @@ sti_sclk: sti_sclk {
}; };
}; };
sti@e0180000 { timer@e0180000 {
compatible = "renesas,em-sti"; compatible = "renesas,em-sti";
reg = <0xe0180000 0x54>; reg = <0xe0180000 0x54>;
interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>;
@ -137,7 +137,7 @@ sti@e0180000 {
clock-names = "sclk"; clock-names = "sclk";
}; };
uart@e1020000 { serial@e1020000 {
compatible = "renesas,em-uart"; compatible = "renesas,em-uart";
reg = <0xe1020000 0x38>; reg = <0xe1020000 0x38>;
interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
@ -145,7 +145,7 @@ uart@e1020000 {
clock-names = "sclk"; clock-names = "sclk";
}; };
uart@e1030000 { serial@e1030000 {
compatible = "renesas,em-uart"; compatible = "renesas,em-uart";
reg = <0xe1030000 0x38>; reg = <0xe1030000 0x38>;
interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
@ -153,7 +153,7 @@ uart@e1030000 {
clock-names = "sclk"; clock-names = "sclk";
}; };
uart@e1040000 { serial@e1040000 {
compatible = "renesas,em-uart"; compatible = "renesas,em-uart";
reg = <0xe1040000 0x38>; reg = <0xe1040000 0x38>;
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
@ -161,7 +161,7 @@ uart@e1040000 {
clock-names = "sclk"; clock-names = "sclk";
}; };
uart@e1050000 { serial@e1050000 {
compatible = "renesas,em-uart"; compatible = "renesas,em-uart";
reg = <0xe1050000 0x38>; reg = <0xe1050000 0x38>;
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;