mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 14:30:55 +07:00
agp/intel: Restore valid PTE bit for Sandybridge after bdd3072
In cleaning up the mask functions in bdd3072
, the setting of the PTE
valid bit was dropped for Sandybridge.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
This commit is contained in:
parent
878a3c37d3
commit
85ccc35b7e
@ -1211,13 +1211,13 @@ static void gen6_write_entry(dma_addr_t addr, unsigned int entry,
|
|||||||
u32 pte_flags;
|
u32 pte_flags;
|
||||||
|
|
||||||
if (type_mask == AGP_USER_UNCACHED_MEMORY)
|
if (type_mask == AGP_USER_UNCACHED_MEMORY)
|
||||||
pte_flags = GEN6_PTE_UNCACHED;
|
pte_flags = GEN6_PTE_UNCACHED | I810_PTE_VALID;
|
||||||
else if (type_mask == AGP_USER_CACHED_MEMORY_LLC_MLC) {
|
else if (type_mask == AGP_USER_CACHED_MEMORY_LLC_MLC) {
|
||||||
pte_flags = GEN6_PTE_LLC;
|
pte_flags = GEN6_PTE_LLC | I810_PTE_VALID;
|
||||||
if (gfdt)
|
if (gfdt)
|
||||||
pte_flags |= GEN6_PTE_GFDT;
|
pte_flags |= GEN6_PTE_GFDT;
|
||||||
} else { /* set 'normal'/'cached' to LLC by default */
|
} else { /* set 'normal'/'cached' to LLC by default */
|
||||||
pte_flags = GEN6_PTE_LLC_MLC;
|
pte_flags = GEN6_PTE_LLC_MLC | I810_PTE_VALID;
|
||||||
if (gfdt)
|
if (gfdt)
|
||||||
pte_flags |= GEN6_PTE_GFDT;
|
pte_flags |= GEN6_PTE_GFDT;
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user