AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-11-30 11:36:40 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

powerpc/8xx: use SPRN_EIE and SPRN_EID to enable/disable interrupts

Browse Source 
The 8xx has two special registers called EID (External Interrupt
Disable) and EIE (External Interrupt Enable) for clearing/setting
EE in MSR. It avoids the three instructions set mfmsr/ori/mtmsr or
mfmsr/rlwinm/mtmsr and it avoids using a general register.

We just have to write something in the special register to change MSR EE
bit. So we write r0 into the register, regardless of r0 value.

Writing to one of those two special registers also set the MSR RI bit,
but this bit is only unset during beginning of exception prolog and end
of exception epilog. When executing C-functions MSR RI is always set.

Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr>
Signed-off-by: Scott Wood <oss@buserror.net>
This commit is contained in:
Christophe Leroy 2016-08-23 15:58:56 +02:00 committed by Scott Wood
parent fff69fd03d
commit 834e5a6921
3 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
arch/powerpc/include/asm/hw_irq.h
View File

@ -155,6 +155,8 @@ static inline unsigned long arch_local_irq_save(void)
unsigned long flags = arch_local_save_flags(); unsigned long flags = arch_local_save_flags();
#ifdef CONFIG_BOOKE #ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory"); asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else #else
SET_MSR_EE(flags & ~MSR_EE); SET_MSR_EE(flags & ~MSR_EE);
#endif #endif
@ -165,6 +167,8 @@ static inline void arch_local_irq_disable(void)
{ {
#ifdef CONFIG_BOOKE #ifdef CONFIG_BOOKE
asm volatile("wrteei 0" : : : "memory"); asm volatile("wrteei 0" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EID);
#else #else
arch_local_irq_save(); arch_local_irq_save();
#endif #endif
@ -174,6 +178,8 @@ static inline void arch_local_irq_enable(void)
{ {
#ifdef CONFIG_BOOKE #ifdef CONFIG_BOOKE
asm volatile("wrteei 1" : : : "memory"); asm volatile("wrteei 1" : : : "memory");
#elif defined(CONFIG_PPC_8xx)
wrtspr(SPRN_EIE);
#else #else
unsigned long msr = mfmsr(); unsigned long msr = mfmsr();
SET_MSR_EE(msr | MSR_EE); SET_MSR_EE(msr | MSR_EE);

2
arch/powerpc/include/asm/reg.h
View File

@ -1249,6 +1249,8 @@ static inline void mtmsr_isync(unsigned long val)
: "r" ((unsigned long)(v)) \ : "r" ((unsigned long)(v)) \
: "memory") : "memory")
#endif #endif
#define wrtspr(rn) asm volatile("mtspr " __stringify(rn) ",0" : \
: : "memory")
extern void msr_check_and_set(unsigned long bits); extern void msr_check_and_set(unsigned long bits);
extern bool strict_msr_control; extern bool strict_msr_control;

4
arch/powerpc/include/asm/reg_8xx.h
View File

@ -25,6 +25,10 @@
#define SPRN_MD_RAM0 825 #define SPRN_MD_RAM0 825
#define SPRN_MD_RAM1 826 #define SPRN_MD_RAM1 826
/* Special MSR manipulation registers */
#define SPRN_EIE 80 /* External interrupt enable (EE=1, RI=1) */
#define SPRN_EID 81 /* External interrupt disable (EE=0, RI=1) */
/* Commands. Only the first few are available to the instruction cache. /* Commands. Only the first few are available to the instruction cache.
*/ */
#define IDC_ENABLE 0x02000000 /* Cache enable */ #define IDC_ENABLE 0x02000000 /* Cache enable */