AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-03-01 19:16:22 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

MIPS: pic32mzda: fix getting timer clock rate.

Browse Source 
PIC32 clock driver is now implemented as platform driver instead of
as part of of_clk_init(). It meants all the clock modules are available
quite late in the boot sequence. So request for CPU clock by clk_get_sys()
and clk_get_rate() to find c0_timer rate fails.

To fix this use PIC32 specific early clock functions implemented for early
console support.

Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
Cc: linux-kernel@vger.kernel.org
Cc: linux-mips@linux-mips.org
Cc: Joshua Henderson <digitalpeer@digitalpeer.com>
Patchwork: https://patchwork.linux-mips.org/patch/13262/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Purna Chandra Mandal 2016-05-17 10:35:52 +05:30 committed by Ralf Baechle
parent 9184dc8ffa
commit 6e4ad1b413
1 changed files with 4 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
arch/mips/pic32/pic32mzda/time.c
View File

@ -11,13 +11,12 @@
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* for more details. * for more details.
*/ */
#include <linux/clk.h>
#include <linux/clk-provider.h> #include <linux/clk-provider.h>
#include <linux/clocksource.h> #include <linux/clocksource.h>
#include <linux/init.h> #include <linux/init.h>
#include <linux/irqdomain.h>
#include <linux/of.h> #include <linux/of.h>
#include <linux/of_irq.h> #include <linux/of_irq.h>
#include <linux/irqdomain.h>
#include <asm/time.h> #include <asm/time.h>
@ -58,16 +57,12 @@ unsigned int get_c0_compare_int(void)
void __init plat_time_init(void) void __init plat_time_init(void)
{ {
struct clk *clk; unsigned long rate = pic32_get_pbclk(7);
of_clk_init(NULL); of_clk_init(NULL);
clk = clk_get_sys("cpu_clk", NULL);
if (IS_ERR(clk))
panic("unable to get CPU clock, err=%ld", PTR_ERR(clk));
clk_prepare_enable(clk); pr_info("CPU Clock: %ldMHz\n", rate / 1000000);
pr_info("CPU Clock: %ldMHz\n", clk_get_rate(clk) / 1000000); mips_hpt_frequency = rate / 2;
mips_hpt_frequency = clk_get_rate(clk) / 2;
clocksource_probe(); clocksource_probe();
} }