mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 23:50:53 +07:00
mei: extract device dependent constants into hw-me.h
Signed-off-by: Tomas Winkler <tomas.winkler@intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Tomas Winkler
Greg Kroah-Hartman
parent
1d3f3da3e2
commit
66ef5ea9b0
167
drivers/misc/mei/hw-me.h
Normal file
167
drivers/misc/mei/hw-me.h
Normal file
@ -0,0 +1,167 @@
|
||||
/******************************************************************************
|
||||
* Intel Management Engine Interface (Intel MEI) Linux driver
|
||||
* Intel MEI Interface Header
|
||||
*
|
||||
* This file is provided under a dual BSD/GPLv2 license. When using or
|
||||
* redistributing this file, you may do so under either license.
|
||||
*
|
||||
* GPL LICENSE SUMMARY
|
||||
*
|
||||
* Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of version 2 of the GNU General Public License as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful, but
|
||||
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
* General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
|
||||
* USA
|
||||
*
|
||||
* The full GNU General Public License is included in this distribution
|
||||
* in the file called LICENSE.GPL.
|
||||
*
|
||||
* Contact Information:
|
||||
* Intel Corporation.
|
||||
* linux-mei@linux.intel.com
|
||||
* http://www.intel.com
|
||||
*
|
||||
* BSD LICENSE
|
||||
*
|
||||
* Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved.
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* * Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* * Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in
|
||||
* the documentation and/or other materials provided with the
|
||||
* distribution.
|
||||
* * Neither the name Intel Corporation nor the names of its
|
||||
* contributors may be used to endorse or promote products derived
|
||||
* from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
||||
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
||||
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
||||
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
||||
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||||
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||||
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||||
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
||||
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
*****************************************************************************/
|
||||
#ifndef _MEI_HW_MEI_H_
|
||||
#define _MEI_HW_MEI_H_
|
||||
|
||||
/*
|
||||
* MEI device IDs
|
||||
*/
|
||||
#define MEI_DEV_ID_82946GZ 0x2974 /* 82946GZ/GL */
|
||||
#define MEI_DEV_ID_82G35 0x2984 /* 82G35 Express */
|
||||
#define MEI_DEV_ID_82Q965 0x2994 /* 82Q963/Q965 */
|
||||
#define MEI_DEV_ID_82G965 0x29A4 /* 82P965/G965 */
|
||||
|
||||
#define MEI_DEV_ID_82GM965 0x2A04 /* Mobile PM965/GM965 */
|
||||
#define MEI_DEV_ID_82GME965 0x2A14 /* Mobile GME965/GLE960 */
|
||||
|
||||
#define MEI_DEV_ID_ICH9_82Q35 0x29B4 /* 82Q35 Express */
|
||||
#define MEI_DEV_ID_ICH9_82G33 0x29C4 /* 82G33/G31/P35/P31 Express */
|
||||
#define MEI_DEV_ID_ICH9_82Q33 0x29D4 /* 82Q33 Express */
|
||||
#define MEI_DEV_ID_ICH9_82X38 0x29E4 /* 82X38/X48 Express */
|
||||
#define MEI_DEV_ID_ICH9_3200 0x29F4 /* 3200/3210 Server */
|
||||
|
||||
#define MEI_DEV_ID_ICH9_6 0x28B4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_7 0x28C4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_8 0x28D4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_9 0x28E4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_10 0x28F4 /* Bearlake */
|
||||
|
||||
#define MEI_DEV_ID_ICH9M_1 0x2A44 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_2 0x2A54 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_3 0x2A64 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_4 0x2A74 /* Cantiga */
|
||||
|
||||
#define MEI_DEV_ID_ICH10_1 0x2E04 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_2 0x2E14 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_3 0x2E24 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_4 0x2E34 /* Eaglelake */
|
||||
|
||||
#define MEI_DEV_ID_IBXPK_1 0x3B64 /* Calpella */
|
||||
#define MEI_DEV_ID_IBXPK_2 0x3B65 /* Calpella */
|
||||
|
||||
#define MEI_DEV_ID_CPT_1 0x1C3A /* Couger Point */
|
||||
#define MEI_DEV_ID_PBG_1 0x1D3A /* C600/X79 Patsburg */
|
||||
|
||||
#define MEI_DEV_ID_PPT_1 0x1E3A /* Panther Point */
|
||||
#define MEI_DEV_ID_PPT_2 0x1CBA /* Panther Point */
|
||||
#define MEI_DEV_ID_PPT_3 0x1DBA /* Panther Point */
|
||||
|
||||
#define MEI_DEV_ID_LPT 0x8C3A /* Lynx Point */
|
||||
#define MEI_DEV_ID_LPT_LP 0x9C3A /* Lynx Point LP */
|
||||
/*
|
||||
* MEI HW Section
|
||||
*/
|
||||
|
||||
/* MEI registers */
|
||||
/* H_CB_WW - Host Circular Buffer (CB) Write Window register */
|
||||
#define H_CB_WW 0
|
||||
/* H_CSR - Host Control Status register */
|
||||
#define H_CSR 4
|
||||
/* ME_CB_RW - ME Circular Buffer Read Window register (read only) */
|
||||
#define ME_CB_RW 8
|
||||
/* ME_CSR_HA - ME Control Status Host Access register (read only) */
|
||||
#define ME_CSR_HA 0xC
|
||||
|
||||
|
||||
/* register bits of H_CSR (Host Control Status register) */
|
||||
/* Host Circular Buffer Depth - maximum number of 32-bit entries in CB */
|
||||
#define H_CBD 0xFF000000
|
||||
/* Host Circular Buffer Write Pointer */
|
||||
#define H_CBWP 0x00FF0000
|
||||
/* Host Circular Buffer Read Pointer */
|
||||
#define H_CBRP 0x0000FF00
|
||||
/* Host Reset */
|
||||
#define H_RST 0x00000010
|
||||
/* Host Ready */
|
||||
#define H_RDY 0x00000008
|
||||
/* Host Interrupt Generate */
|
||||
#define H_IG 0x00000004
|
||||
/* Host Interrupt Status */
|
||||
#define H_IS 0x00000002
|
||||
/* Host Interrupt Enable */
|
||||
#define H_IE 0x00000001
|
||||
|
||||
|
||||
/* register bits of ME_CSR_HA (ME Control Status Host Access register) */
|
||||
/* ME CB (Circular Buffer) Depth HRA (Host Read Access) - host read only
|
||||
access to ME_CBD */
|
||||
#define ME_CBD_HRA 0xFF000000
|
||||
/* ME CB Write Pointer HRA - host read only access to ME_CBWP */
|
||||
#define ME_CBWP_HRA 0x00FF0000
|
||||
/* ME CB Read Pointer HRA - host read only access to ME_CBRP */
|
||||
#define ME_CBRP_HRA 0x0000FF00
|
||||
/* ME Reset HRA - host read only access to ME_RST */
|
||||
#define ME_RST_HRA 0x00000010
|
||||
/* ME Ready HRA - host read only access to ME_RDY */
|
||||
#define ME_RDY_HRA 0x00000008
|
||||
/* ME Interrupt Generate HRA - host read only access to ME_IG */
|
||||
#define ME_IG_HRA 0x00000004
|
||||
/* ME Interrupt Status HRA - host read only access to ME_IS */
|
||||
#define ME_IS_HRA 0x00000002
|
||||
/* ME Interrupt Enable HRA - host read only access to ME_IE */
|
||||
#define ME_IE_HRA 0x00000001
|
||||
|
||||
#endif /* _MEI_HW_MEI_H_ */
|
||||
@ -32,104 +32,6 @@
|
||||
#define MEI_IAMTHIF_READ_TIMER 10 /* HPS */
|
||||
|
||||
|
||||
/*
|
||||
* MEI device IDs
|
||||
*/
|
||||
#define MEI_DEV_ID_82946GZ 0x2974 /* 82946GZ/GL */
|
||||
#define MEI_DEV_ID_82G35 0x2984 /* 82G35 Express */
|
||||
#define MEI_DEV_ID_82Q965 0x2994 /* 82Q963/Q965 */
|
||||
#define MEI_DEV_ID_82G965 0x29A4 /* 82P965/G965 */
|
||||
|
||||
#define MEI_DEV_ID_82GM965 0x2A04 /* Mobile PM965/GM965 */
|
||||
#define MEI_DEV_ID_82GME965 0x2A14 /* Mobile GME965/GLE960 */
|
||||
|
||||
#define MEI_DEV_ID_ICH9_82Q35 0x29B4 /* 82Q35 Express */
|
||||
#define MEI_DEV_ID_ICH9_82G33 0x29C4 /* 82G33/G31/P35/P31 Express */
|
||||
#define MEI_DEV_ID_ICH9_82Q33 0x29D4 /* 82Q33 Express */
|
||||
#define MEI_DEV_ID_ICH9_82X38 0x29E4 /* 82X38/X48 Express */
|
||||
#define MEI_DEV_ID_ICH9_3200 0x29F4 /* 3200/3210 Server */
|
||||
|
||||
#define MEI_DEV_ID_ICH9_6 0x28B4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_7 0x28C4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_8 0x28D4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_9 0x28E4 /* Bearlake */
|
||||
#define MEI_DEV_ID_ICH9_10 0x28F4 /* Bearlake */
|
||||
|
||||
#define MEI_DEV_ID_ICH9M_1 0x2A44 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_2 0x2A54 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_3 0x2A64 /* Cantiga */
|
||||
#define MEI_DEV_ID_ICH9M_4 0x2A74 /* Cantiga */
|
||||
|
||||
#define MEI_DEV_ID_ICH10_1 0x2E04 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_2 0x2E14 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_3 0x2E24 /* Eaglelake */
|
||||
#define MEI_DEV_ID_ICH10_4 0x2E34 /* Eaglelake */
|
||||
|
||||
#define MEI_DEV_ID_IBXPK_1 0x3B64 /* Calpella */
|
||||
#define MEI_DEV_ID_IBXPK_2 0x3B65 /* Calpella */
|
||||
|
||||
#define MEI_DEV_ID_CPT_1 0x1C3A /* Couger Point */
|
||||
#define MEI_DEV_ID_PBG_1 0x1D3A /* C600/X79 Patsburg */
|
||||
|
||||
#define MEI_DEV_ID_PPT_1 0x1E3A /* Panther Point */
|
||||
#define MEI_DEV_ID_PPT_2 0x1CBA /* Panther Point */
|
||||
#define MEI_DEV_ID_PPT_3 0x1DBA /* Panther Point */
|
||||
|
||||
#define MEI_DEV_ID_LPT 0x8C3A /* Lynx Point */
|
||||
#define MEI_DEV_ID_LPT_LP 0x9C3A /* Lynx Point LP */
|
||||
/*
|
||||
* MEI HW Section
|
||||
*/
|
||||
|
||||
/* MEI registers */
|
||||
/* H_CB_WW - Host Circular Buffer (CB) Write Window register */
|
||||
#define H_CB_WW 0
|
||||
/* H_CSR - Host Control Status register */
|
||||
#define H_CSR 4
|
||||
/* ME_CB_RW - ME Circular Buffer Read Window register (read only) */
|
||||
#define ME_CB_RW 8
|
||||
/* ME_CSR_HA - ME Control Status Host Access register (read only) */
|
||||
#define ME_CSR_HA 0xC
|
||||
|
||||
|
||||
/* register bits of H_CSR (Host Control Status register) */
|
||||
/* Host Circular Buffer Depth - maximum number of 32-bit entries in CB */
|
||||
#define H_CBD 0xFF000000
|
||||
/* Host Circular Buffer Write Pointer */
|
||||
#define H_CBWP 0x00FF0000
|
||||
/* Host Circular Buffer Read Pointer */
|
||||
#define H_CBRP 0x0000FF00
|
||||
/* Host Reset */
|
||||
#define H_RST 0x00000010
|
||||
/* Host Ready */
|
||||
#define H_RDY 0x00000008
|
||||
/* Host Interrupt Generate */
|
||||
#define H_IG 0x00000004
|
||||
/* Host Interrupt Status */
|
||||
#define H_IS 0x00000002
|
||||
/* Host Interrupt Enable */
|
||||
#define H_IE 0x00000001
|
||||
|
||||
|
||||
/* register bits of ME_CSR_HA (ME Control Status Host Access register) */
|
||||
/* ME CB (Circular Buffer) Depth HRA (Host Read Access) - host read only
|
||||
access to ME_CBD */
|
||||
#define ME_CBD_HRA 0xFF000000
|
||||
/* ME CB Write Pointer HRA - host read only access to ME_CBWP */
|
||||
#define ME_CBWP_HRA 0x00FF0000
|
||||
/* ME CB Read Pointer HRA - host read only access to ME_CBRP */
|
||||
#define ME_CBRP_HRA 0x0000FF00
|
||||
/* ME Reset HRA - host read only access to ME_RST */
|
||||
#define ME_RST_HRA 0x00000010
|
||||
/* ME Ready HRA - host read only access to ME_RDY */
|
||||
#define ME_RDY_HRA 0x00000008
|
||||
/* ME Interrupt Generate HRA - host read only access to ME_IG */
|
||||
#define ME_IG_HRA 0x00000004
|
||||
/* ME Interrupt Status HRA - host read only access to ME_IS */
|
||||
#define ME_IS_HRA 0x00000002
|
||||
/* ME Interrupt Enable HRA - host read only access to ME_IE */
|
||||
#define ME_IE_HRA 0x00000001
|
||||
|
||||
/*
|
||||
* MEI Version
|
||||
*/
|
||||
|
||||
@ -21,7 +21,9 @@
|
||||
#include <linux/watchdog.h>
|
||||
#include <linux/poll.h>
|
||||
#include <linux/mei.h>
|
||||
|
||||
#include "hw.h"
|
||||
#include "hw-me.h"
|
||||
|
||||
/*
|
||||
* watch dog definition
|
||||
|
||||
Loading…
Reference in New Issue
Block a user