mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-27 06:30:56 +07:00
ASoC: remove bogus SLEEP mode from wm8978 driver
Tests showed, that bit 6 of the WM8978_POWER_MANAGEMENT_2 register of wm8978 affects codec clocks. Being useless for suspend / resume, it cannot be used in bias-level control either. Remove this bit handling. Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de> Acked-by: Liam Girdwood <lrg@slimlogic.co.uk> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
This commit is contained in:
parent
9f5b64b767
commit
640b796f2c
@ -873,8 +873,6 @@ static int wm8978_suspend(struct platform_device *pdev, pm_message_t state)
|
||||
wm8978_set_bias_level(codec, SND_SOC_BIAS_OFF);
|
||||
/* Also switch PLL off */
|
||||
snd_soc_write(codec, WM8978_POWER_MANAGEMENT_1, 0);
|
||||
/* Put to sleep */
|
||||
snd_soc_write(codec, WM8978_POWER_MANAGEMENT_2, 0x40);
|
||||
|
||||
return 0;
|
||||
}
|
||||
@ -887,9 +885,6 @@ static int wm8978_resume(struct platform_device *pdev)
|
||||
int i;
|
||||
u16 *cache = codec->reg_cache;
|
||||
|
||||
/* Wake up the codec */
|
||||
snd_soc_write(codec, WM8978_POWER_MANAGEMENT_2, 0);
|
||||
|
||||
/* Sync reg_cache with the hardware */
|
||||
for (i = 0; i < ARRAY_SIZE(wm8978_reg); i++) {
|
||||
if (i == WM8978_RESET)
|
||||
|
Loading…
Reference in New Issue
Block a user