AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-17 14:26:44 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

ASoC: SOF: Intel: hda: modify stream interrupt handler

Browse Source 
Modify the stream interrupt handler to always wake up the
IRQ thread if the status register is valid. The IRQ thread
performs the check for stream interrupts and RIRB interrupts
in a loop to handle the case of missed interrupts when an
unsolicited response from the codec is received just before the
stream interrupt handler is completed.

Signed-off-by: Kai Vehmanen <kai.vehmanen@linux.intel.com>
Signed-off-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Ranjani Sridharan 2019-06-12 12:23:40 -05:00 committed by Mark Brown
parent 93146bc22f
commit 6297a0dc4c
No known key found for this signature in database
GPG Key ID: 24D68B725D5487D0
1 changed files with 52 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

81
sound/soc/sof/intel/hda-stream.c
View File

@ -461,57 +461,40 @@ int hda_dsp_stream_hw_free(struct snd_sof_dev *sdev,
irqreturn_t hda_dsp_stream_interrupt(int irq, void *context) irqreturn_t hda_dsp_stream_interrupt(int irq, void *context)
{ {
struct hdac_bus *bus = context; struct hdac_bus *bus = context;
struct sof_intel_hda_dev *sof_hda = bus_to_sof_hda(bus); int ret = IRQ_WAKE_THREAD;
u32 stream_mask;
u32 status; u32 status;
if (!pm_runtime_active(bus->dev))
return IRQ_NONE;
spin_lock(&bus->reg_lock); spin_lock(&bus->reg_lock);
status = snd_hdac_chip_readl(bus, INTSTS); status = snd_hdac_chip_readl(bus, INTSTS);
stream_mask = GENMASK(sof_hda->stream_max - 1, 0) | AZX_INT_CTRL_EN; dev_vdbg(bus->dev, "stream irq, INTSTS status: 0x%x\n", status);
/* Not stream interrupt or register inaccessible, ignore it.*/ /* Register inaccessible, ignore it.*/
if (!(status & stream_mask) || status == 0xffffffff) { if (status == 0xffffffff)
spin_unlock(&bus->reg_lock); ret = IRQ_NONE;
return IRQ_NONE;
}
#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA)
/* clear rirb int */
status = snd_hdac_chip_readb(bus, RIRBSTS);
if (status & RIRB_INT_MASK) {
if (status & RIRB_INT_RESPONSE)
snd_hdac_bus_update_rirb(bus);
snd_hdac_chip_writeb(bus, RIRBSTS, RIRB_INT_MASK);
}
#endif
spin_unlock(&bus->reg_lock); spin_unlock(&bus->reg_lock);
return snd_hdac_chip_readl(bus, INTSTS) ? IRQ_WAKE_THREAD : IRQ_HANDLED; return ret;
} }
irqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context) static bool hda_dsp_stream_check(struct hdac_bus *bus, u32 status)
{ {
struct hdac_bus *bus = context;
struct sof_intel_hda_dev *sof_hda = bus_to_sof_hda(bus); struct sof_intel_hda_dev *sof_hda = bus_to_sof_hda(bus);
u32 status = snd_hdac_chip_readl(bus, INTSTS);
struct hdac_stream *s; struct hdac_stream *s;
bool active = false;
u32 sd_status; u32 sd_status;
/* check streams */
list_for_each_entry(s, &bus->stream_list, list) { list_for_each_entry(s, &bus->stream_list, list) {
if (status & (1 << s->index) && s->opened) { if (status & BIT(s->index) && s->opened) {
sd_status = snd_hdac_stream_readb(s, SD_STS); sd_status = snd_hdac_stream_readb(s, SD_STS);
dev_vdbg(bus->dev, "stream %d status 0x%x\n", dev_vdbg(bus->dev, "stream %d status 0x%x\n",
s->index, sd_status); s->index, sd_status);
snd_hdac_stream_writeb(s, SD_STS, SD_INT_MASK); snd_hdac_stream_writeb(s, SD_STS, sd_status);
active = true;
if (!s->substream || if (!s->substream ||
!s->running || !s->running ||
(sd_status & SOF_HDA_CL_DMA_SD_INT_COMPLETE) == 0) (sd_status & SOF_HDA_CL_DMA_SD_INT_COMPLETE) == 0)
@ -520,10 +503,50 @@ irqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context)
/* Inform ALSA only in case not do that with IPC */ /* Inform ALSA only in case not do that with IPC */
if (sof_hda->no_ipc_position) if (sof_hda->no_ipc_position)
snd_sof_pcm_period_elapsed(s->substream); snd_sof_pcm_period_elapsed(s->substream);
} }
} }
return active;
}
irqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context)
{
struct hdac_bus *bus = context;
#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA)
u32 rirb_status;
#endif
bool active;
u32 status;
int i;
/*
* Loop 10 times to handle missed interrupts caused by
* unsolicited responses from the codec
*/
for (i = 0, active = true; i < 10 && active; i++) {
spin_lock_irq(&bus->reg_lock);
status = snd_hdac_chip_readl(bus, INTSTS);
/* check streams */
active = hda_dsp_stream_check(bus, status);
/* check and clear RIRB interrupt */
#if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA)
if (status & AZX_INT_CTRL_EN) {
rirb_status = snd_hdac_chip_readb(bus, RIRBSTS);
if (rirb_status & RIRB_INT_MASK) {
active = true;
if (rirb_status & RIRB_INT_RESPONSE)
snd_hdac_bus_update_rirb(bus);
snd_hdac_chip_writeb(bus, RIRBSTS,
RIRB_INT_MASK);
}
}
#endif
spin_unlock_irq(&bus->reg_lock);
}
return IRQ_HANDLED; return IRQ_HANDLED;
} }