mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 07:26:46 +07:00
ASoC: da7213: Fix setting dmic_samplephase and dmic_clk_rate
When set dmic_samplephase and dmic_clk_rate bits for dmic_cfg, current code checks pdata->dmic_data_sel which is wrong. Signed-off-by: Axel Lin <axel.lin@ingics.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Cc: stable@vger.kernel.org
This commit is contained in:
parent
c1be5a5b1b
commit
61559af111
@ -1488,17 +1488,17 @@ static int da7213_probe(struct snd_soc_codec *codec)
|
||||
DA7213_DMIC_DATA_SEL_SHIFT);
|
||||
break;
|
||||
}
|
||||
switch (pdata->dmic_data_sel) {
|
||||
switch (pdata->dmic_samplephase) {
|
||||
case DA7213_DMIC_SAMPLE_ON_CLKEDGE:
|
||||
case DA7213_DMIC_SAMPLE_BETWEEN_CLKEDGE:
|
||||
dmic_cfg |= (pdata->dmic_data_sel <<
|
||||
dmic_cfg |= (pdata->dmic_samplephase <<
|
||||
DA7213_DMIC_SAMPLEPHASE_SHIFT);
|
||||
break;
|
||||
}
|
||||
switch (pdata->dmic_data_sel) {
|
||||
switch (pdata->dmic_clk_rate) {
|
||||
case DA7213_DMIC_CLK_3_0MHZ:
|
||||
case DA7213_DMIC_CLK_1_5MHZ:
|
||||
dmic_cfg |= (pdata->dmic_data_sel <<
|
||||
dmic_cfg |= (pdata->dmic_clk_rate <<
|
||||
DA7213_DMIC_CLK_RATE_SHIFT);
|
||||
break;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user