AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2025-04-16 08:17:44 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

MIPS: Netlogic: Remove workarounds for early SoCs

Browse Source 
The XLPs in production do not need these workarounds. Remove the code and
the associated ifdef.

Signed-off-by: Jayachandran C <jchandra@broadcom.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5430/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Jayachandran C 2013-06-10 06:41:09 +00:00 committed by Ralf Baechle
parent 722138340b
commit 6099115e7e
1 changed files with 1 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
arch/mips/netlogic/common/reset.S
View File

@ -54,8 +54,6 @@
XLP_IO_SYS_OFFSET(node) + XLP_IO_PCI_HDRSZ + \ XLP_IO_SYS_OFFSET(node) + XLP_IO_PCI_HDRSZ + \
SYS_CPU_NONCOHERENT_MODE * 4 SYS_CPU_NONCOHERENT_MODE * 4
#define XLP_AX_WORKAROUND /* enable Ax silicon workarounds */
/* Enable XLP features and workarounds in the LSU */ /* Enable XLP features and workarounds in the LSU */
.macro xlp_config_lsu .macro xlp_config_lsu
li t0, LSU_DEFEATURE li t0, LSU_DEFEATURE
@ -63,10 +61,6 @@
lui t2, 0xc080 /* SUE, Enable Unaligned Access, L2HPE */ lui t2, 0xc080 /* SUE, Enable Unaligned Access, L2HPE */
or t1, t1, t2 or t1, t1, t2
#ifdef XLP_AX_WORKAROUND
li t2, ~0xe /* S1RCM */
and t1, t1, t2
#endif
mtcr t1, t0 mtcr t1, t0
li t0, ICU_DEFEATURE li t0, ICU_DEFEATURE
@ -74,12 +68,9 @@
ori t1, 0x1000 /* Enable Icache partitioning */ ori t1, 0x1000 /* Enable Icache partitioning */
mtcr t1, t0 mtcr t1, t0
#ifdef XLP_AX_WORKAROUND
li t0, SCHED_DEFEATURE li t0, SCHED_DEFEATURE
lui t1, 0x0100 /* Disable BRU accepting ALU ops */ lui t1, 0x0100 /* Disable BRU accepting ALU ops */
mtcr t1, t0 mtcr t1, t0
#endif
.endm .endm
/* /*
@ -195,19 +186,7 @@ EXPORT(nlm_boot_siblings)
mfc0 v0, CP0_EBASE, 1 mfc0 v0, CP0_EBASE, 1
andi v0, 0x3ff /* v0 <- node/core */ andi v0, 0x3ff /* v0 <- node/core */
/* Init MMU in the first thread after changing THREAD_MODE beqz v0, 4f /* boot cpu (cpuid == 0)? */
* register (Ax Errata?)
*/
andi v1, v0, 0x3 /* v1 <- thread id */
bnez v1, 2f
nop
li t0, MMU_SETUP
li t1, 0
mtcr t1, t0
_ehb
2: beqz v0, 4f /* boot cpu (cpuid == 0)? */
nop nop
/* setup status reg */ /* setup status reg */