mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-19 07:39:00 +07:00
ASoC: Intel: Skylake: Reset the controller in probe
Controller can be in reset state by default. Capability structure traversal requires the controller to be out of reset else it results in broken capability parsing. Hence make sure that controller is out of reset before parsing capabilities by doing a full reset. Signed-off-by: Guneshwor Singh <guneshwor.o.singh@intel.com> Acked-By: Vinod Koul <vinod.koul@intel.com> Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
cc4db0e257
commit
60767abcea
@ -702,6 +702,8 @@ static int skl_first_init(struct hdac_ext_bus *ebus)
|
||||
return -ENXIO;
|
||||
}
|
||||
|
||||
skl_init_chip(bus, true);
|
||||
|
||||
snd_hdac_bus_parse_capabilities(bus);
|
||||
|
||||
if (skl_acquire_irq(ebus, 0) < 0)
|
||||
|
Loading…
Reference in New Issue
Block a user